

3V, 2G-BIT [x 1/x 2/x 4]
CMOS MXSMIO® (SERIAL MULTI I/O)
FLASH MEMORY

Key Features

- Multi I/O Support Single I/O, Dual I/O and Quad I/O
- Support DTR (Double Transfer Rate) Mode
- Support fast clock frequency up to 166MHz
- 8/16/32/64 byte Wrap-Around Read Mode



Contents

1. FEATU	JRES	5
2. GENE	RAL DESCRIPTION	6
	Table 1. Read performance Comparison	6
3. PIN C	ONFIGURATIONS	7
	Table 2. PIN DESCRIPTION	7
4. BLOC	K DIAGRAM	8
5. MEMC	DRY ORGANIZATION	9
6. DATA	PROTECTION	10
6-1.	Block lock protection	11
	Table 3. Protected Area Sizes	
6-2.	Additional 8K-bit secured OTP	12
	Table 4. 8K-bit Secured OTP Definition	12
7. DEVIC	CE OPERATION	13
7-1.	256Mb Address Protocol	15
7-2.	Quad Peripheral Interface (QPI) Read Mode	19
8. COMN	MAND SET	20
	Table 5. Read/Write Array Commands	20
	Table 6. Read/Write Array Commands (4 Byte Address Command Set)	
	Table 7. Register/Setting Commands	22
	Table 8. ID/Security Commands	23
	Table 9. Reset Commands	24
9. REGIS	STER DESCRIPTION	25
9-1.	Status Register	25
9-2.	Configuration Register	26
9-3.	Security Register	28
	Table 10. Security Register Definition	
10. COM	MAND DESCRIPTION	29
10-1.	Write Enable (WREN)	29
10-2.	Write Disable (WRDI)	30
10-3.	Read Identification (RDID)	31
	Read Electronic Signature (RES)	
	Read Electronic Manufacturer ID & Device ID (REMS)	
10-6.	QPI ID Read (QPIID)	
	Table 11. ID Definitions	
	Read Status Register (RDSR)	
	Read Configuration Register (RDCR)	
10-9.	Write Status Register (WRSR)	
	Table 12. Protection Modes	
	D. Enter 4-byte mode (EN4B)	
	1. Exit 4-byte mode (EX4B)	
10-12	2. Read Data Bytes (READ)	44



	10-13.	Read Data Bytes at Higher Speed (FAST_READ)	45
	10-14.	Dual Output Read Mode (DREAD)	46
	10-15.	2 x I/O Read Mode (2READ)	47
	10-16.	Quad Read Mode (QREAD)	48
	10-17.	4 x I/O Read Mode (4READ)	49
	10-18.	4 x I/O Double Transfer Rate Read Mode (4DTRD)	51
	10-19.	Preamble Bit	53
	10-20.	4 Byte Address Command Set	57
	10-21.	Performance Enhance Mode	62
	10-22.	Burst Read	67
	10-23.	Fast Boot	68
	10-24.	Sector Erase (SE)	71
	10-25.	Block Erase (BE32K)	72
	10-26.	Block Erase (BE)	73
	10-27.	Chip Erase (CE)	74
	10-28.	Page Program (PP)	75
	10-29.	4 x I/O Page Program (4PP)	77
	10-30.	Deep Power-down (DP)	78
	10-31.	Enter Secured OTP (ENSO)	79
	10-32.	Exit Secured OTP (EXSO)	79
	10-33.	Read Security Register (RDSCUR)	79
	10-34.	Write Security Register (WRSCUR)	79
	10-35.	Write Protection Selection (WPSEL)	80
	10-36.	Advanced Sector Protection	82
		Table 13. Lock Register	83
		Table 14. SPB Register	84
		Table 15. DPB Register	
		Table 16. Password Register (PASS)	87
	10-37.	Program Suspend and Erase Suspend	90
		Table 17. Acceptable Commands During Suspend	
	10-38.	Program Resume and Erase Resume	92
		No Operation (NOP)	
		Software Reset (Reset-Enable (RSTEN) and Reset (RST))	
11.	Serial	Flash Discoverable Parameter (SFDP)	95
	11-1.	Read SFDP Mode (RDSFDP)	95
		Table 18. Signature and Parameter Identification Data Values	96
		Table 19. Parameter Table (0): JEDEC Flash Parameter Tables	98
		Table 20. Parameter Table (1): 4-Byte Instruction Tables	105
		Table 21. Parameter Table (2): Macronix Flash Parameter Tables	107
12.	RESE	Т	109
		Table 22. Reset Timing-(Power On)	109
		Table 23. Reset Timing-(Other Operation)	109



13. POWER-ON STATE	110
14. ELECTRICAL SPECIFICATIONS	111
Table 24. ABSOLUTE MAXIMUM RATINGS	111
Table 25. CAPACITANCE TA = 25°C, f = 1.0 MHz	111
Table 26. DC CHARACTERISTICS	
Table 27. AC CHARACTERISTICS	114
15. OPERATING CONDITIONS	116
Table 28. Power-Up/Down Voltage and Timing	118
15-1. INITIAL DELIVERY STATE	118
16. ERASE AND PROGRAMMING PERFORMANCE	119
17. DATA RETENTION	119
18. LATCH-UP CHARACTERISTICS	119
19. ORDERING INFORMATION	120
20. PART NAME DESCRIPTION	121
21. PACKAGE INFORMATION	122
21-1. 24-Ball BGA (5x5 ball array)	122
22. REVISION HISTORY	



3V 2G-BIT [x 1/x 2/x 4] CMOS MXSMIO® (SERIAL MULTI I/O) FLASH MEMORY

1. FEATURES

GENERAL

- Supports Serial Peripheral Interface -- Mode 0 and Mode 3
- · Single Power Supply Operation
 - 2.7 to 3.6 volt for read, erase, and program operations
- Protocol Support
 - Single I/O, Dual I/O and Quad I/O
- · Fast read for SPI mode
 - Support fast clock frequency up to 166MHz
 - Support Fast Read, 2READ, DREAD, 4READ, QREAD instructions
 - Support DTR (Double Transfer Rate) Mode
 - Configurable dummy cycle number for fast read operation
- Quad Peripheral Interface (QPI) available
- Equal Sectors with 4K byte each, or Equal Blocks with 32K byte each or Equal Blocks with 64K byte each
 - Any Block can be erased individually
- · Programming:
 - 256byte page buffer
 - Quad Input/Output page program(4PP) to enhance program performance
- Typical 100,000 erase/program cycles
- 20 years data retention

SOFTWARE FEATURES

- Input Data Format
 - 1-byte Command code
- · Advanced Security Features
 - Block lock protection

The BP0-BP3 and T/B status bits define the size of the area to be protected against program and erase instructions

- Advanced sector protection function
- Additional 8K bit security OTP
 - Features unique identifier
 - Factory locked identifiable, and customer lockable

- Command Reset
- Program/Erase Suspend and Resume operation
- Electronic Identification
 - JEDEC 1-byte manufacturer ID and 2-byte device ID
 - RES command for 1-byte Device ID
 - REMS command for 1-byte manufacturer ID and 1-byte device ID
- Support Serial Flash Discoverable Parameters (SFDP) mode

HARDWARE FEATURES

- SCLK Input
 - Serial clock input
- SI/SIO0
 - Serial Data Input or Serial Data Input/Output for 2 x I/O read mode and 4 x I/O read mode
- SO/SIO1
 - Serial Data Output or Serial Data Input/Output for 2 x I/O read mode and 4 x I/O read mode
- WP#/SIO2
 - Hardware Write Protection or Serial Data Input/ Output for 4 x I/O read mode
- NC/SIO3
 - No Connection or Serial Data Input/Output for 4 x I/O read mode
- RESET#
 - Hardware Reset pin
- PACKAGE
 - 24-Ball BGA (5x5 ball array)
 - All devices are RoHS Compliant and Halogenfree



2. GENERAL DESCRIPTION

MX66L2G45G is 2Gb bits Serial NOR Flash memory, which is configured as $268,435,456 \times 8$ internally. When it is in two or four I/O mode, the structure becomes 1,073,741,824 bits $\times 2$ or 536,870,912 bits $\times 4$. MX66L2G45G features a serial peripheral interface and software protocol allowing operation on a simple 3-wire bus while it is in single I/O mode. The three bus signals are a clock input (SCLK), a serial data input (SI), and a serial data output (SO). Serial access to the device is enabled by CS# input.

When it is in two I/O read mode, the SI pin and SO pin become SIO0 pin and SIO1 pin for address/dummy bits input and data output. When it is in four I/O read mode, the SI, SO, WP# and NC pins become SIO0, SIO1, SIO2 and SIO3 pins for address/dummy bits input and data output.

The MX66L2G45G MXSMIO[®] (Serial Multi I/O) provides sequential read operation on the whole chip.

After program/erase command is issued, auto program/erase algorithms which program/erase and verify the specified page or sector/block locations will be executed. Program command is executed on byte basis, or page (256 bytes) basis, or word basis. Erase command is executed on 4K-byte sector, 32K-byte block, or 64K-byte block, or whole chip basis.

To provide user with ease of interface, a status register is included to indicate the status of the chip. The status read command can be issued to detect completion status of a program or erase operation via WIP bit.

Advanced security features enhance the protection and security functions, please refer to the security features section for more details.

When the device is not in operation and CS# is high, it is put in standby mode.

The MX66L2G45G utilizes Macronix's proprietary memory cell, which reliably stores memory contents even after 100,000 program and erase cycles.

Table 1. Read performance Comparison

Numbers of Dummy Cycles	Fast Read (MHz)	Dual Output Fast Read (MHz)	Quad Output Fast Read (MHz)	Dual IO Fast Read (MHz)	Quad IO Fast Read (MHz)	Quad I/O DT Read (MHz)
4	-	-	-	84*	70	42
6	133	133	104	104	84*	52*
8	133*	133*	133*	133	104	66
10	166	166	166	166	133	100

Note: * mean default status





3. PIN CONFIGURATIONS

24-Ball BGA (5x5 ball array)





Table 2. PIN DESCRIPTION

SYMBOL	DESCRIPTION
CS#	Chip Select
SCLK	Clock Input
RESET#	Hardware Reset Pin Active low ^(Note1)
SI/SIO0	Serial Data Input (for 1 x I/O)/ Serial Data Input & Output (for 2xI/O or 4xI/O read mode)
SO/SIO1	Serial Data Output (for 1 x I/O)/ Serial Data Input & Output (for 2xI/O or 4xI/O read mode)
WP#/SIO2	Write Protection Active Low or Serial Data Input & Output (for 4xI/O read mode)
NC/SIO3	No Connection or Serial Data Input & Output (for 4xI/O read mode)
VCC	Power Supply
GND	Ground
NC	No Connection
DNU	Do Not Use (It may connect to internal signal inside)

Note 1: The pin of RESET# or WP#/SIO2 will remain internal pull up function while this pin is not physically connected in system configuration. However, the internal pull up function will be disabled if the system has physical connection to RESET# or WP#/SIO2 pin.




4. BLOCK DIAGRAM



5. MEMORY ORGANIZATION

	Block(64K-byte)	Block(32K-byte)	Sector	Address	s Range	
			65535	FFFF000h	FFFFFFh	
		8191				*
	4095		65528	FFF8000h	FFF8FFFh	individual 16 sectors
	4033		65527	FFF7000h	FFF7FFFh	lock/unlock unit:4K-byte
		8190		:	:	^
			65520	FFF0000h	FFF0FFFh	
		8189	65519	FFEF000h	FFEFFFFh	
			:	ŧ	ŧ	
			65512	FFE8000h	FFE8FFFh	
÷		8188	65511	FFE7000h	FFE7FFFh	
•			:	i	ŧ	
individual block			65504	FFE0000h	FFE0FFFh	
lock/unlock unit:64K-byte			65503	FFDF000h	FFDFFFFh	
		8187		:	:	
	4093		65496	FFD8000h	FFD8FFFh	
	1000		65495	FFD7000h	FFD7FFFh	
		8186	:	:	:	
			65488	FFD0000h	FFD0FFFh	

individual block lock/unlock unit:64K-byte





6. DATA PROTECTION

During power transition, there may be some false system level signals which result in inadvertent erasure or programming. The device is designed to protect itself from these accidental write cycles.

The state machine will be reset as standby mode automatically during power up. In addition, the control register architecture of the device constrains that the memory contents can only be changed after specific command sequences have completed successfully.

In the following, there are several features to protect the system from the accidental write cycles during VCC power-up and power-down or from system noise.

- Valid command length checking: The command length will be checked whether it is at byte base and completed on byte boundary.
- Write Enable (WREN) command: WREN command is required to set the Write Enable Latch bit (WEL) before other command to change data.
- Advanced Security Features: there are some protection and security features which protect content from inadvertent write and hostile access.





6-1. Block lock protection

- The Software Protected Mode (SPM) use (BP3, BP2, BP1, BP0 and T/B) bits to allow part of memory to be protected as read only. The protected area definition is shown as "Table 3. Protected Area Sizes", the protected areas are more flexible which may protect various area by setting value of BP0-BP3 bits.
- The Hardware Protected Mode (HPM) use WP#/SIO2 to protect the (BP3, BP2, BP1, BP0) bits and Status Register Write Protect bit.
- In four I/O and QPI mode, the feature of HPM will be disabled.

Table 3. Protected Area Sizes
Protected Area Sizes (T/B bit = 0)

	Statu	ıs bit		Protect Level
BP3	BP2	BP1	BP0	2Gb
0	0	0	0	0 (none)
0	0	0	1	1 (1 block, protected block 4095th)
0	0	1	0	2 (2 blocks, protected block 4094th-4095th)
0	0	1	1	3 (4 blocks, protected block 4092nd-4095th)
0	1	0	0	4 (8 blocks, protected block 4088th-4095th)
0	1	0	1	5 (16 blocks, protected block 4080th-4095th)
0	1	1	0	6 (32 blocks, protected block 4064th-4095th)
0	1	1	1	7 (64 blocks, protected block 4032nd-4095th)
1	0	0	0	8 (128 blocks, protected block 3968th-4095th)
1	0	0	1	9 (256 blocks, protected block 3840th-4095th)
1	0	1	0	10 (512 blocks, protected block 3584th-4095th)
1	0	1	1	11 (1024 blocks, protected block 3072nd-4095th)
1	1	0	0	12 (2048 blocks, protected block 2048th-4095th)
1	1	0	1	13 (4096 blocks, protected all)
1	1	1	0	14 (4096 blocks, protected all)
1	1	1	1	15 (4096 blocks, protected all)

Protected Area Sizes (T/B bit = 1)

	Status bit			Protect Level		
BP3	BP2	BP1	BP0	2Gb		
0	0	0	0	0 (none)		
0	0	0	1	1 (1 block, protected block 0th)		
0	0	1	0	2 (2 blocks, protected block 0th-1st)		
0	0	1	1	3 (4 blocks, protected block 0th-3rd)		
0	1	0	0	4 (8 blocks, protected block 0th-7th)		
0	1	0	1	5 (16 blocks, protected block 0th-15th)		
0	1	1	0	6 (32 blocks, protected block 0th-31st)		
0	1	1	1	7 (64 blocks, protected block 0th-63rd)		
1	0	0	0	8 (128 blocks, protected block 0th-127th)		
1	0	0	1	9 (256 blocks, protected block 0th-255th)		
1	0	1	0	10 (512 blocks, protected block 0th-511th)		
1	0	1	1	11 (1024 blocks, protected block 0th-1023rd)		
1	1	0	0	12 (2048 blocks, protected block 0th-2047th)		
1	1	0	1	13 (4096 blocks, protected all)		
1	1	1	0	14 (4096 blocks, protected all)		
1	1	1	1	15 (4096 blocks, protected all)		



6-2. Additional 8K-bit secured OTP

The secured OTP for unique identifier: to provide 8K-bit one-time program area for setting device unique serial number. Which may be set by factory or system customer.

- Security register bit 0 indicates whether the chip is locked by factory or not.
- To program the 8K-bit secured OTP by entering secured OTP mode (with Enter Security OTP command), and going through normal program procedure, and then exiting secured OTP mode by writing Exit Security OTP command.
- Customer may lock-down the customer lockable secured OTP by writing WRSCUR(write security register) command to set customer lock-down bit1 as "1". Please refer to "Table 10. Security Register Definition" for security register bit definition and "Table 4. 8K-bit Secured OTP Definition" for address range definition.
- Note: Once lock-down by factory or customer, the corresponding range cannot be changed any more. While in secured OTP mode, array access is not allowed.

Table 4. 8K-bit Secured OTP Definition

Address range	Size	Lock-down
xxx000~xxx1FF	4096-bit	Determined by Customer
xxx200~xxx3FF	4096-bit	Determined by Factory



7. DEVICE OPERATION

- 1. Before a command is issued, status register should be checked to ensure device is ready for the intended operation.
- 2. When incorrect command is inputted to this device, this device becomes standby mode and keeps the standby mode until next CS# falling edge. In standby mode, SO pin of this device should be High-Z.
- 3. When correct command is inputted to this device, this device becomes active mode and keeps the active mode until next CS# rising edge.
- 4. Input data is latched on the rising edge of Serial Clock (SCLK) and data shifts out on the falling edge of SCLK. The difference of Serial mode 0 and mode 3 is shown as "Serial Modes Supported".
- 5. For the following instructions: RDID, RDSR, RDSCUR, READ/READ4B, FAST_READ/FAST_READ4B, 2READ/2READ4B, DREAD/DREAD4B, 4READ/4READ4B, QREAD/QREAD4B, RDSFDP, RES, REMS, QPIID, RDDPB, RDSPB, RDLR, RDEAR, RDFBR the shifted-in instruction sequence is followed by a data-out sequence. After any bit of data being shifted out, the CS# can be high. For the following instructions: WREN, WRDI, WRSR, SE/SE4B, BE32K/BE32K4B, BE/BE4B, CE, PP/PP4B, 4PP/4PP4B, DP, ENSO, EXSO, WRSCUR, EN4B, EX4B, WPSEL, GBLK, GBULK, SUSPEND, RESUME, NOP, RSTEN, RST, EQIO, RSTQIO the CS# must go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed.
- 6. While a Write Status Register, Program or Erase operation is in progress, access to the memory array is neglected and will not affect the current operation of Write Status Register, Program, Erase.




Figure 1. Serial Modes Supported

Note:

CPOL indicates clock polarity of Serial master, CPOL=1 for SCLK high while idle, CPOL=0 for SCLK low while not transmitting. CPHA indicates clock phase. The combination of CPOL bit and CPHA bit decides which Serial mode is supported.



Figure 2. Serial Input Timing




Figure 3. Output Timing (STR mode)





Figure 4. Output Timing (DTR mode)





7-1. 256Mb Address Protocol

The original 24 bit address protocol of serial Flash can only access density size below 128Mb. For the memory device of 256Mb and above, the 32bit address is requested for access higher memory size. The MX66L2G45G provides three different methods to access the whole density:

(1) Command entry 4-byte address mode:

Issue Enter 4-Byte mode command to set up the 4BYTE bit in Configuration Register bit. After 4BYTE bit has been set, the number of address cycle become 32-bit.

(2) Extended Address Register (EAR):

configure the memory device into eight 128Mb segments to select which one is active through the EAR<0-3>.

(3) 4-byte Address Command Set:

When issuing 4-byte address command set, 4-byte address (A31-A0) is requested after the instruction code. Please note that it is not necessary to issue EN4B command before issuing any of 4-byte command set.

Enter 4-Byte Address Mode

In 4-byte Address mode, all instructions are 32-bits address clock cycles. By using EN4B and EX4B to enable and disable the 4-byte address mode.

When 4-byte address mode is enabled, the EAR<0-3> becomes "don't care" for all instructions requiring 4-byte address. The EAR function will be disabled when 4-byte mode is enabled.

Extended Address Register

The device provides an 8-bit volatile register for extended Address Register: it identifies the extended address (A31~A24) above 128Mb density by using original 3-byte address.

Extended Address Register (EAR)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
A31	A30	A29	A28	A27	A26	A25	A24

For the MX66L2G45G the A31 to A28 are Don't Care. During EAR, reading these bits will read as 0. The bit 0 is default as "0".



Figure 5. EAR Operation Segments

0FFFFFFh		07FFFFFh	
	EAR<3-0>= 1111		EAR<3-0>= 0111
0F000000h		07000000h	
0EFFFFFh		06FFFFFh	
	EAR<3-0>= 1110		EAR<3-0>= 0110
0E000000h		06000000h	
0DFFFFFh		05FFFFFh	
	EAR<3-0>= 1101		EAR<3-0>= 0101
0D000000h		05000000h	
0CFFFFFh		04FFFFFh	
	EAR<3-0>= 1100		EAR<3-0>= 0100
0C000000h		04000000h	
0BFFFFFh		03FFFFFh	
	EAR<3-0>= 1011		EAR<3-0>= 0011
0B000000h		03000000h	
0AFFFFFh		02FFFFFh	
	EAR<3-0>= 1010		EAR<3-0>= 0010
0A000000h		02000000h	
09FFFFFh		01FFFFFh	
	EAR<3-0>= 1001		EAR<3-0>= 0001
09000000h		01000000h	
08FFFFFh		00FFFFFh	
	EAR<3-0>= 1000		EAR<3-0>= 0000
08000000h		00000000h	

When under EAR mode, Read, Program, Erase operates in the selected segment by using 3-byte address mode.

For the read operation, the whole array data can be continually read out with one command. Data output starts from the selected 128Mb block, but it can cross the boundary. When the last byte of the segment is reached, the next byte (in a continuous reading) is the first byte of the next segment. However, the EAR (Extended Address Register) value does not change. The random access reading can only be operated in the selected segment.

The Chip erase command will erase the whole chip and is not limited by EAR selected segment. However, the sector erase ,block erase , program operation are limited in selected segment and will not cross the boundary.



Figure 6. Write EAR Register (WREAR) Sequence (SPI Mode)




Figure 7. Write EAR Register (WREAR) Sequence (QPI Mode)






Figure 8. Read EAR (RDEAR) Sequence (SPI Mode)





Figure 9. Read EAR (RDEAR) Sequence (QPI Mode)






7-2. Quad Peripheral Interface (QPI) Read Mode

QPI protocol enables user to take full advantage of Quad I/O Serial NOR Flash by providing the Quad I/O interface in command cycles, address cycles and as well as data output cycles.

Enable QPI mode

By issuing 35h command, the QPI mode is enabled.

Figure 10. Enable QPI Sequence




Reset QPI (RSTQIO)

To reset the QPI mode, the RSTQIO (F5h) command is required. After the RSTQIO command is issued, the device returns from QPI mode (4 I/O interface in command cycles) to SPI mode (1 I/O interface in command cycles).

Note:

For EQIO and RSTQIO commands, CS# high width has to follow "write spec" tSHSL for next instruction, as defined in "Table 27. AC CHARACTERISTICS".

Figure 11. Reset QPI Mode







8. COMMAND SET

Table 5. Read/Write Array Commands

Command (byte)	READ (normal read)	FAST READ (fast read data)	2READ (2 x I/O read command)	DREAD (1I 2O read)	4READ (4 I/O read)	QREAD (1I 4O read)	4DTRD (Quad I/O DT Read)
Mode	SPI	SPI	SPI	SPI	SPI/QPI	SPI	SPI/QPI
Address Bytes	3/4	3/4	3/4	3/4	3/4	3/4	3/4
1st byte	03 (hex)	0B (hex)	BB (hex)	3B (hex)	EB (hex)	6B (hex)	ED (hex)
2nd byte	ADD1	ADD1	ADD1	ADD1	ADD1	ADD1	ADD1
3rd byte	ADD2	ADD2	ADD2	ADD2	ADD2	ADD2	ADD2
4th byte	ADD3	ADD3	ADD3	ADD3	ADD3	ADD3	ADD3
5th byte		Dummy*	Dummy*	Dummy*	Dummy*	Dummy*	Dummy*
Data Cycles							
Action	n bytes read out until CS# goes high	n bytes read out until CS# goes high	n bytes read out by 2 x I/O until CS# goes high	n bytes read out by Dual output until CS# goes high	n bytes read out by 4 x l/ O until CS# goes high	n bytes read out by Quad output until CS# goes high	n bytes read out (Double Transfer Rate) by 4xl/O until CS# goes high

Command (byte)	PP (page program)	4PP (quad page program)	SE (sector erase)	BE 32K (block erase 32KB)	BE (block erase 64KB)	CE (chip erase)
Mode	SPI/QPI	SPI	SPI/QPI	SPI/QPI	SPI/QPI	SPI/QPI
Address Bytes	3/4	3/4	3/4	3/4	3/4	0
1st byte	02 (hex)	38 (hex)	20 (hex)	52 (hex)	D8 (hex)	60 or C7 (hex)
2nd byte	ADD1	ADD1	ADD1	ADD1	ADD1	
3rd byte	ADD2	ADD2	ADD2	ADD2	ADD2	
4th byte	ADD3	ADD3	ADD3	ADD3	ADD3	
5th byte						
Data Cycles	1-256	1-256				
Action	to program the selected page	quad input to program the selected page	to erase the selected sector	to erase the selected 32K block	to erase the selected block	to erase whole chip

^{*} Dummy cycle numbers will be different depending on the bit6 & bit 7 (DC0 & DC1) setting in configuration register.

Notes: Please note the address cycles above are based on 3-byte address mode. After enter 4-byte address mode by EN4B command, the address cycles will be increased to 4byte.



Table 6. Read/Write Array Commands (4 Byte Address Command Set)

Command (byte)	READ4B	FAST READ4B	2READ4B	DREAD4B	4READ4B	QREAD4B	4DTRD4B (Quad I/O DT Read)
Mode	SPI	SPI	SPI	SPI	SPI/QPI	SPI	SPI/QPI
Address Bytes	4	4	4	4	4	4	4
1st byte	13 (hex)	0C (hex)	BC (hex)	3C (hex)	EC (hex)	6C (hex)	EE (hex)
2nd byte	ADD1	ADD1	ADD1	ADD1	ADD1	ADD1	ADD1
3rd byte	ADD2	ADD2	ADD2	ADD2	ADD2	ADD2	ADD2
4th byte	ADD3	ADD3	ADD3	ADD3	ADD3	ADD3	ADD3
5th byte	ADD4	ADD4	ADD4	ADD4	ADD4	ADD4	ADD4
6th byte		Dummy*	Dummy*	Dummy*	Dummy*	Dummy*	Dummy*
Data Cycles							
Action	read data byte by 4 byte address	read data byte by 4 byte address	by 2 x I/O with	Read data byte by Dual Output with 4 byte address		Read data byte by Quad Output with 4 byte address	n bytes read out (Double Transfer Rate) by 4xl/O until CS# goes high

Command			BE4B	BE32K4B	SE4B
(byte)	PP4B	4PP4B	(block erase	(block erase	(Sector erase
(byte)			64KB)	32KB)	4KB)
Mode	SPI/QPI	SPI	SPI/QPI	SPI/QPI	SPI/QPI
Address Bytes	4	4	4	4	4
1st byte	12 (hex)	3E (hex)	DC (hex)	5C (hex)	21 (hex)
2nd byte	ADD1	ADD1	ADD1	ADD1	ADD1
3rd byte	ADD2	ADD2	ADD2	ADD2	ADD2
4th byte	ADD3	ADD3	ADD3	ADD3	ADD3
5th byte	ADD4	ADD4	ADD4	ADD4	ADD4
6th byte					
Data Cycles	1-256	1-256			
	to program the	Quad input to	to erase the	to erase the	to erase the
	selected page	program the	selected (64KB)	selected (32KB)	selected (4KB)
	with 4byte	selected page	block with	block with	sector with
Action	address	with 4byte	4byte address	4byte address	4byte address
		address			



Table 7. Register/Setting Commands

iable 1. Itegi	ster/setting Co	Ullillallus					
Command (byte)	WREN (write enable)	WRDI (write disable)	RDSR (read status register)	RDCR (read configuration register)	WRSR (write status/ configuration register)	RDEAR (read extended address register)	WREAR (write extended address register)
Mode	SPI/QPI	SPI/QPI	SPI/QPI	SPI/QPI	SPI/QPI	SPI/QPI	SPI/QPI
1st byte	06 (hex)	04 (hex)	05 (hex)	15 (hex)	01 (hex)	C8 (hex)	C5 (hex)
2nd byte					Values		
3rd byte					Values		
4th byte							
5th byte							
Data Cycles					1-2		1
Action	sets the (WEL) write enable latch bit	resets the (WEL) write enable latch bit	to read out the values of the status register	to read out the values of the configuration register	to write new values of the status/ configuration register	read extended address register	write extended address register
Command (byte)	WPSEL (Write Protect Selection)	EQIO (Enable QPI)	RSTQIO (Reset QPI)	EN4B (enter 4-byte mode)	EX4B (exit 4-byte mode)	PGM/ERS Suspend (Suspends Program/ Erase)	PGM/ERS Resume (Resumes Program/ Erase)
Mode	SPI	SPI	QPI	SPI/QPI	SPI/QPI	SPI/QPI	SPI/QPI
1st byte	68 (hex)	35 (hex)	F5 (hex)	B7 (hex)	E9 (hex)	B0 (hex)	30 (hex)
2nd byte							
3rd byte							
4th byte							
5th byte							
Data Cycles							
Action	to enter and enable individal block protect mode	Entering the QPI mode	Exiting the QPI mode	to enter 4-byte mode and set 4BYTE bit as "1"	to exit 4-byte mode and clear 4BYTE bit to be "0"		

Command	DP	SBL	RDFBR	WRFBR	ESFBR
	(Deep power	(Set Burst	(read fast boot	(write fast boot	(erase fast
(byte)	down)	Length)	register)	register)	boot register)
Mode	SPI/QPI	SPI/QPI	SPI	SPI	SPI
1st byte	B9 (hex)	C0 (hex)	16(hex)	17(hex)	18(hex)
2nd byte					
3rd byte					
4th byte					
5th byte					
Data Cycles			1-4	4	
Action	enters deep power down mode	to set Burst length			



Table 8. ID/Security Commands

Command (byte)	RDID (read identific- ation)	RES (read electronic ID)	REMS (read electronic manufacturer & device ID)	QPIID (QPI ID Read)	RDSFDP	ENSO (enter secured OTP)	EXSO (exit secured OTP)
Mode	SPI	SPI/QPI	SPI	QPI	SPI/QPI	SPI/QPI	SPI/QPI
Address Bytes	0	0	0	0	3	0	0
1st byte	9F (hex)	AB (hex)	90 (hex)	AF (hex)	5A (hex)	B1 (hex)	C1 (hex)
2nd byte		х	х		ADD1		
3rd byte		х	х		ADD2		
4th byte			ADD1		ADD3		
5th byte					Dummy(8) ^(Note 4)		
Action	outputs JEDEC ID: 1-byte Manufacturer ID & 2-byte Device ID	to read out 1-byte Device ID	output the Manufacturer ID & Device ID	ID in QPI interface	Read SFDP mode	to enter the secured OTP mode	to exit the secured OTP mode
Command (byte)	RDSCUR (read security register)	WRSCUR (write security register)	GBLK (gang block lock)	GBULK (gang block unlock)	WRLR (write Lock register)	RDLR (read Lock register)	WRSPB (SPB bit program)
Mode	SPI/QPI	SPI/QPI	SPI	SPI	SPI	SPI	SPI
Address Bytes	0	0	0	0	0	0	4
1st byte	2B (hex)	2F (hex)	7E (hex)	98 (hex)	2C (hex)	2D (hex)	E3 (hex)
2nd byte							ADD1
3rd byte							ADD2
4th byte							ADD3
5th byte							ADD4
Data Cycles					2	2	
Action	to read value of security register	to set the lock- down bit as "1" (once lock- down, cannot be updated)	whole chip write protect	whole chip unprotect			
							21221111
Command	ESSPB (all SPB bit	RDSPB (read SPB	WRDPB (write DPB	RDDPB (read DPB	RDPASS (read password	WRPASS (write password	PASSULK (password
(byte)	erase)	status)	register)	register)	register)	register)	unlock)
Mode	SPI	SPI	SPI	SPI	SPI	SPI	SPI
Address Bytes	0	4	4	4	4	4	4
1st byte	E4 (hex)	E2 (hex)	E1 (hex)	E0 (hex)	27 (hex)	28 (hex)	29 (hex)
2nd byte		ADD1	ADD1	ADD1	ADD1	ADD1	ADD1
3rd byte		ADD2	ADD2	ADD2	ADD2	ADD2	ADD2
4th byte		ADD3	ADD3	ADD3	ADD3	ADD3	ADD3
5th byte		ADD4	ADD4	ADD4	ADD4	ADD4	ADD4
6th byte					Dummy(8) ^(Note 4)		
Data Cycles		1	1	1	8	8	8
Action							



Table 9. Reset Commands

Command (byte)	NOP (No Operation)	RSTEN (Reset Enable)	RST (Reset Memory)
Mode	SPI/QPI	SPI/QPI	SPI/QPI
1st byte	00 (hex)	66 (hex)	99 (hex)
2nd byte			
3rd byte			
4th byte			
5th byte			
Action			

- Note 1: ADD=00H will output the manufacturer ID first and ADD=01H will output device ID first.
- Note 2: It is not recommended to adopt any other code not in the command definition table, which will potentially enter the hidden mode.
- Note 3: The RSTEN command must be executed before executing the RST command. If any other command is issued in-between RSTEN and RST, the RST command will be ignored.
- Note 4: The number in parentheses after "ADD" or "Data" or "Dummy" stands for how many clock cycles it has. For example, "Data(8)" represents there are 8 clock cycles for the data in. Please note the number after "ADD" are based on 3-byte address mode, for 4-byte address mode, which will be increased.



9. REGISTER DESCRIPTION

9-1. Status Register

The definition of the status register bits is as below:

WIP bit. The Write in Progress (WIP) bit, a volatile bit, indicates whether the device is busy in program/erase/write status register progress. When WIP bit sets to 1, which means the device is busy in program/erase/write status register progress. When WIP bit sets to 0, which means the device is not in progress of program/erase/write status register cycle.

WEL bit. The Write Enable Latch (WEL) bit is a volatile bit that is set to "1" by the WREN instruction. WEL needs to be set to "1" before the device can accept program and erase instructions, otherwise the program and erase instructions are ignored. WEL automatically clears to "0" when a program or erase operation completes. To ensure that both WIP and WEL are "0" and the device is ready for the next program or erase operation, it is recommended that WIP be confirmed to be "0" before checking that WEL is also "0". If a program or erase instruction is applied to a protected memory area, the instruction will be ignored and WEL will clear to "0".

BP3, BP2, BP1, BP0 bits. The Block Protect (BP3, BP2, BP1, BP0) bits, non-volatile bits, indicate the protected area (as defined in *Table 3*) of the device to against the program/erase instruction without hardware protection mode being set. To write the Block Protect (BP3, BP2, BP1, BP0) bits requires the Write Status Register (WRSR) instruction to be executed. Those bits define the protected area of the memory to against Page Program (PP), Sector Erase (SE), Block Erase 32KB (BE32K), Block Erase (BE) and Chip Erase (CE) instructions (only if Block Protect bits (BP3:BP0) set to 0, the CE instruction can be executed). The BP3, BP2, BP1, BP0 bits are "0" as default. Which is un-protected.

QE bit. The Quad Enable (QE) bit is a non-volatile bit with a factory default of "0". When QE is "0", Quad mode commands are ignored; pins WP#/SIO2 and NC/SIO3 function as WP# and NC, respectively. When QE is "1", Quad mode is enabled and Quad mode commands are supported along with Single and Dual mode commands. Pins WP#/SIO2 and NC/SIO3 function as SIO2 and SIO3, respectively, and their alternate pin functions are disabled. Enabling Quad mode also disables the HPM feature.

SRWD bit. The Status Register Write Disable (SRWD) bit, non-volatile bit, is operated together with Write Protection (WP#/SIO2) pin for providing hardware protection mode. The hardware protection mode requires SRWD sets to 1 and WP#/SIO2 pin signal is low stage. In the hardware protection mode, the Write Status Register (WRSR) instruction is no longer accepted for execution and the SRWD bit and Block Protect bits (BP3, BP2, BP1, BP0) are read only. The SRWD bit defaults to be "0".

Status Register

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
SRWD (status register write protect)	QE (Quad Enable)	BP3 (level of protected block)	BP2 (level of protected block)	BP1 (level of protected block)	BP0 (level of protected block)	WEL (write enable latch)	WIP (write in progress bit)
1=status register write disabled 0=status register write enabled	1=Quad Enable 0=not Quad Enable	(note 1)	(note 1)	(note 1)	(note 1)	1=write enable 0=not write enable	1=write operation 0=not in write operation
Non-volatile bit	Non-volatile bit	Non-volatile bit	Non-volatile bit	Non-volatile bit	Non-volatile bit	volatile bit	volatile bit

Note 1: please refer to the "Table 3. Protected Area Sizes".



9-2. Configuration Register

The Configuration Register is able to change the default status of Flash memory. Flash memory will be configured after the CR bit is set.

ODS bit

The output driver strength (ODS2, ODS1, ODS0) bits are volatile bits, which indicate the output driver level (as defined in "Output Driver Strength Table") of the device. To write the ODS bits requires the Write Status Register (WRSR) instruction to be executed.

TB bit

The Top/Bottom (TB) bit is a non-volatile OTP bit. The Top/Bottom (TB) bit is used to configure the Block Protect area by BP bit (BP3, BP2, BP1, BP0), starting from TOP or Bottom of the memory array. The TB bit is defaulted as "0", which means Top area protect. When it is set as "1", the protect area will change to Bottom area of the memory device. To write the TB bits requires the Write Status Register (WRSR) instruction to be executed.

PBE bit

The Preamble Bit Enable (PBE) bit is a volatile bit. It is used to enable or disable the preamble bit data pattern output on dummy cycles. The PBE bit is defaulted as "0", which means preamble bit is disabled. When it is set as "1", the preamble bit will be enabled, and inputted into dummy cycles. To write the PBE bits requires the Write Status Register (WRSR) instruction to be executed.

4BYTE Indicator bit

By writing EN4B instruction, the 4BYTE bit may be set as "1" to access the address length of 32-bit for memory area of higher density (large than 128Mb). The default state is "0" as the 24-bit address mode. The 4BYTE bit may be cleared by power-off or writing EX4B instruction to reset the state to be "0".

Configuration Register

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
DC1	DC0		PBE	TB	ODS 2	ODS 1	ODS 0
(Dummy	(Dummy	4 BYTE	(Preamble bit	(top/bottom	(output driver	(output driver	(output driver
cycle 1)	cycle 0)		Enable)	selected)	strength)	strength)	strength)
(note 2)	(note 2)	0=3-byte address mode 1=4-byte address mode (Default=0)	0=Disable 1=Enable	0=Top area protect 1=Bottom area protect (Default=0)	(note 1)	(note 1)	(note 1)
volatile bit	volatile bit	volatile bit	volatile bit	OTP	volatile bit	volatile bit	volatile bit

Note 1: Please refer to "Output Driver Strength Table"

Note 2: Please refer to "Dummy Cycle and Frequency Table (MHz)"



Output Driver Strength Table

ODS2	ODS1	ODS0	Resistance (Ohm)	Note
0	0	0	146 Ohms	
0	0	1	76 Ohms	
0	1	0	52 Ohms	
0	1	1	41 Ohms	Impedance at VCC/2
1	0	0	34 Ohms	(Typical)
1	0	1	30 Ohms	
1	1	0	26 Ohms	
1	1	1	24 Ohms (Default)	

Dummy Cycle and Frequency Table (MHz)

DC[1:0]	Numbers of Dummy clock cycles	Fast Read	Dual Output Fast Read	Quad Output Fast Read
00 (default)	8	133	133	133
01	6	133	133	104
10	8	133	133	133
11	10	166	166	166

DC[1:0]	Numbers of Dummy clock cycles	Dual IO Fast Read
00 (default)	4	84
01	6	104
10	8	133
11	10	166

DC[1:0]	Numbers of Dummy clock cycles	Quad IO Fast Read	Quad I/O DTR Read	
00 (default)	6	84	52	
01	4	70	42	
10	8	104	66	
11	10	133	100	



9-3. Security Register

The definition of the Security Register bits is as below:

Write Protection Selection bit. Please reference to "Write Protection Selection bit"

Erase Fail bit. The Erase Fail bit shows the status of last Erase operation. The bit will be set to "1" if the erase operation failed or the erase region was protected. It will be automatically cleared to "0" if the next erase operation succeeds. Please note that it will not interrupt or stop any operation in the flash memory.

Program Fail bit. The Program Fail bit shows the status of the last Program operation. The bit will be set to "1" if the program operation failed or the program region was protected. It will be automatically cleared to "0" if the next program operation succeeds. Please note that it will not interrupt or stop any operation in the flash memory.

Erase Suspend bit. Erase Suspend Bit (ESB) indicates the status of Erase Suspend operation. Users may use ESB to identify the state of flash memory. After the flash memory is suspended by Erase Suspend command, ESB is set to "1". ESB is cleared to "0" after erase operation resumes.

Program Suspend bit. Program Suspend Bit (PSB) indicates the status of Program Suspend operation. Users may use PSB to identify the state of flash memory. After the flash memory is suspended by Program Suspend command, PSB is set to "1". PSB is cleared to "0" after program operation resumes.

Secured OTP Indicator bit. The Secured OTP indicator bit shows the chip is locked by factory or not. When it is "0", it indicates non-factory lock; "1" indicates factory-lock.

Lock-down Secured OTP (LDSO) bit. By writing WRSCUR instruction, the LDSO bit may be set to "1" for customer lock-down purpose. However, once the bit is set to "1" (lock-down), the LDSO bit and the Secured OTP area cannot be updated any more. While it is in secured OTP mode, main array access is not allowed.

Table 10. Security Register Definition

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
WPSEL	E_FAIL	P_FAIL	Reserved	ESB (Erase Suspend bit)	PSB (Program Suspend bit)	LDSO (indicate if lock-down)	Secured OTP indicator bit
0=normal WP mode 1=individual mode (default=0)	0=normal Erase succeed 1=indicate Erase failed (default=0)	0=normal Program succeed 1=indicate Program failed (default=0)	-	0=Erase is not suspended 1= Erase suspended (default=0)	0=Program is not suspended 1= Program suspended (default=0)	0 = not lock- down 1 = lock-down (cannot program/ erase OTP)	0 = non- factory lock 1 = factory lock
Non-volatile bit (OTP)	Volatile bit	Volatile bit	Volatile bit	Volatile bit	Volatile bit	Non-volatile bit (OTP)	Non-volatile bit (OTP)



10. COMMAND DESCRIPTION

10-1. Write Enable (WREN)

The Write Enable (WREN) instruction is for setting Write Enable Latch (WEL) bit. For those instructions like PP/PP4B, 4PP/4PP4B, SE/SE4B, BE32K/BE32K4B, BE/BE4B, CE, and WRSR, which are intended to change the device content WEL bit should be set every time after the WREN instruction setting the WEL bit.

The sequence of issuing WREN instruction is: CS# goes low→sending WREN instruction code→ CS# goes high.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care in SPI mode.

Figure 12. Write Enable (WREN) Sequence (SPI Mode)





Figure 13. Write Enable (WREN) Sequence (QPI Mode)







10-2. Write Disable (WRDI)

The Write Disable (WRDI) instruction is to reset Write Enable Latch (WEL) bit.

The sequence of issuing WRDI instruction is: CS# goes low→sending WRDI instruction code→CS# goes high.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care in SPI mode.

The WEL bit is reset by following situations:

- Power-up
- Reset# pin driven low
- WRDI command completion
- WRSR command completion
- PP/PP4B command completion
- 4PP/4PP4B command completion
- SE/SE4B command completion
- BE32K/BE32K4B command completion
- BE/BE4B command completion
- CE command completion
- PGM/ERS Suspend command completion
- Softreset command completion
- WRSCUR command completion
- WPSEL command completion
- GBLK command completion
- GBULK command completion
- WREAR command completion
- WRLR command completion
- WRSPB command completion
- ESSPB command completion
- WRDPB command completion
- WRFBR command completion
- ESFBR command completion

Figure 14. Write Disable (WRDI) Sequence (SPI Mode)







Figure 15. Write Disable (WRDI) Sequence (QPI Mode)




10-3. Read Identification (RDID)

The RDID instruction is for reading the manufacturer ID of 1-byte and followed by Device ID of 2-byte. The Macronix Manufacturer ID and Device ID are listed as "Table 11. ID Definitions".

The sequence of issuing RDID instruction is: CS# goes low \rightarrow sending RDID instruction code \rightarrow 24-bits ID data out on SO \rightarrow to end RDID operation can drive CS# to high at any time during data out.

While Program/Erase operation is in progress, it will not decode the RDID instruction, therefore there's no effect on the cycle of program/erase operation which is currently in progress. When CS# goes high, the device is at standby stage.

Figure 16. Read Identification (RDID) Sequence (SPI mode only)





10-4. Read Electronic Signature (RES)

RES instruction is for reading out the old style of 8-bit Electronic Signature, whose values are shown as *Table 11* ID Definitions. This is not the same as RDID instruction. It is not recommended to use for new design. For new design, please use RDID instruction.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care when during SPI mode.

The RES instruction is ended by CS# goes high after the ID been read out at least once. The ID outputs repeatedly if continuously send the additional clock cycles on SCLK while CS# is at low.

Figure 17. Read Electronic Signature (RES) Sequence (SPI Mode)





Figure 18. Read Electronic Signature (RES) Sequence (QPI Mode)





10-5. Read Electronic Manufacturer ID & Device ID (REMS)

The REMS instruction returns both the JEDEC assigned manufacturer ID and the device ID. The Device ID values are listed in *Table 11* of ID Definitions.

The REMS instruction is initiated by driving the CS# pin low and sending the instruction code "90h" followed by two dummy bytes and one address byte (A7~A0). After which the manufacturer ID for Macronix (C2h) and the device ID are shifted out on the falling edge of SCLK with the most significant bit (MSB) first. If the address byte is 00h, the manufacturer ID will be output first, followed by the device ID. If the address byte is 01h, then the device ID will be output first, followed by the manufacturer ID. While CS# is low, the manufacturer and device IDs can be read continuously, alternating from one to the other. The instruction is completed by driving CS# high.

CS# SCLK Mode 0 2 Dummy Bytes SI 90h High-Z SO CS# 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 **SCLK** ADD (1) SI Manufacturer ID Device ID SO **MSB**

Figure 19. Read Electronic Manufacturer & Device ID (REMS) Sequence (SPI Mode only)

Notes:

(1) ADD=00H will output the manufacturer's ID first and ADD=01H will output device ID first.





10-6. QPI ID Read (QPIID)

User can execute this QPIID Read instruction to identify the Device ID and Manufacturer ID. The sequence of issue QPIID instruction is CS# goes low→sending QPI ID instruction→Data out on SO→CS# goes high. Most significant bit (MSB) first.

After the command cycle, the device will immediately output data on the falling edge of SCLK. The manufacturer ID, memory type, and device ID data byte will be output continuously, until the CS# goes high.

Table 11. ID Definitions

Command Type		MX66L2G45G			
RDID	9Fh	Manufactory ID	Memory Type	Memory Density	
		C2	20	1C	
RES	ABh	Electronic ID			
			1B		
REMS	90h	Manufactory ID	Device ID		
		C2	1B		
QPIID	AFh	Manufactory ID	Memory Type	Memory Density	
		C2	20	1C	



10-7. Read Status Register (RDSR)

The RDSR instruction is for reading Status Register Bits. The Read Status Register can be read at any time (even in program/erase/write status register condition). It is recommended to check the Write in Progress (WIP) bit before sending a new instruction when a program, erase, or write status register operation is in progress.

The sequence of issuing RDSR instruction is: CS# goes low→ sending RDSR instruction code→ Status Register data out on SO.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care when during SPI mode.

Figure 20. Read Status Register (RDSR) Sequence (SPI Mode)





Figure 21. Read Status Register (RDSR) Sequence (QPI Mode)





10-8. Read Configuration Register (RDCR)

The RDCR instruction is for reading Configuration Register Bits. The Read Configuration Register can be read at any time (even in program/erase/write configuration register condition). It is recommended to check the Write in Progress (WIP) bit before sending a new instruction when a program, erase, or write configuration register operation is in progress.

The sequence of issuing RDCR instruction is: CS# goes low \rightarrow sending RDCR instruction code \rightarrow Configuration Register data out on SO.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care when during SPI mode.

Figure 22. Read Configuration Register (RDCR) Sequence (SPI Mode)





Figure 23. Read Configuration Register (RDCR) Sequence (QPI Mode)







For user to check if Program/Erase operation is finished or not, RDSR instruction flow are shown as follows:

Figure 24. Program/Erase flow with read array data







Figure 25. Program/Erase flow without read array data (read P_FAIL/E_FAIL flag)





10-9. Write Status Register (WRSR)

The WRSR instruction is for changing the values of Status Register Bits and Configuration Register Bits. Before sending WRSR instruction, the Write Enable (WREN) instruction must be decoded and executed to set the Write Enable Latch (WEL) bit in advance. The WRSR instruction can change the value of Block Protect (BP3, BP2, BP1, BP0) bits to define the protected area of memory (as shown in *Table 3*). The WRSR also can set or reset the Quad enable (QE) bit and set or reset the Status Register Write Disable (SRWD) bit in accordance with Write Protection (WP#/ SIO2) pin signal, but has no effect on bit1(WEL) and bit0 (WIP) of the status register. The WRSR instruction cannot be executed once the Hardware Protected Mode (HPM) is entered.

The sequence of issuing WRSR instruction is: CS# goes low→ sending WRSR instruction code→ Status Register data on SI→CS# goes high.

The CS# must go high exactly at the 8 bits or 16 bits data boundary; otherwise, the instruction will be rejected and not executed. The self-timed Write Status Register cycle time (tW) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Write Status Register cycle is in progress. The WIP sets 1 during the tW timing, and sets 0 when Write Status Register Cycle is completed, and the Write Enable Latch (WEL) bit is reset.





Figure 26. Write Status Register (WRSR) Sequence (SPI Mode)

Note: The CS# must go high exactly at 8 bits or 16 bits data boundary to completed the write register command.





MX66L2G45G

Software Protected Mode (SPM):

- When SRWD bit=0, no matter WP#/SIO2 is low or high, the WREN instruction may set the WEL bit and can change the values of SRWD, BP3, BP2, BP1, BP0. The protected area, which is defined by BP3, BP2, BP1, BP0 and T/B bit, is at software protected mode (SPM).
- When SRWD bit=1 and WP#/SIO2 is high, the WREN instruction may set the WEL bit can change the values of SRWD, BP3, BP2, BP1, BP0. The protected area, which is defined by BP3, BP2, BP1, BP0 and T/B bit, is at software protected mode (SPM)

Note:

If SRWD bit=1 but WP#/SIO2 is low, it is impossible to write the Status Register even if the WEL bit has previously been set. It is rejected to write the Status Register and not be executed.

Hardware Protected Mode (HPM):

- When SRWD bit=1, and then WP#/SIO2 is low (or WP#/SIO2 is low before SRWD bit=1), it enters the hardware protected mode (HPM). The data of the protected area is protected by software protected mode by BP3, BP2, BP1, BP0 and T/B bit and hardware protected mode by the WP#/SIO2 to against data modification.

Note:

To exit the hardware protected mode requires WP#/SIO2 driving high once the hardware protected mode is entered. If the WP#/SIO2 pin is permanently connected to high, the hardware protected mode can never be entered; only can use software protected mode via BP3, BP2, BP1, BP0 and T/B bit. If the system enter QPI or set QE=1, the feature of HPM will be disabled.

Table 12. Protection Modes

Mode	Status register condition	WP# and SRWD bit status	Memory
Software protection mode (SPM)	Status register can be written in (WEL bit is set to "1") and the SRWD, BP0-BP3 bits can be changed	WP#=1 and SRWD bit=0, or WP#=0 and SRWD bit=0, or WP#=1 and SRWD=1	The protected area cannot be program or erase.
Hardware protection mode (HPM)	The SRWD, BP0-BP3 of status register bits cannot be changed	WP#=0, SRWD bit=1	The protected area cannot be program or erase.

Note:

1. As defined by the values in the Block Protect (BP3, BP2, BP1, BP0) bits of the Status Register, as shown in *Table 3*.



Figure 28. WRSR flow







Figure 29. WP# Setup Timing and Hold Timing during WRSR when SRWD=1



Note: WP# must be kept high until the embedded operation finish.



MX66L2G45G

10-10. Enter 4-byte mode (EN4B)

The EN4B instruction enables accessing the address length of 32-bit for the memory area of higher density (larger than 128Mb). The device default is in 24-bit address mode; after sending out the EN4B instruction, the bit5 (4BYTE bit) of Configuration Register will be automatically set to "1" to indicate the 4-byte address mode has been enabled. Once the 4-byte address mode is enabled, the address length becomes 32-bit instead of the default 24-bit. There are three methods to exit the 4-byte mode: writing exit 4-byte mode (EX4B) instruction, Reset or power-off.

All instructions are accepted normally, and just the address bit is changed from 24-bit to 32-bit.

The following command don't support 4-byte address: RDSFDP, RES and REMS.

The sequence of issuing EN4B instruction is: CS# goes low \rightarrow send EN4B instruction to enter 4-byte mode(automatically set 4BYTE bit as "1") \rightarrow CS# goes high.

10-11.Exit 4-byte mode (EX4B)

The EX4B instruction is executed to exit the 4-byte address mode and return to the default 3-bytes address mode. After sending out the EX4B instruction, the bit5 (4BYTE bit) of Configuration Register will be cleared to be "0" to indicate the exit of the 4-byte address mode. Once exiting the 4-byte address mode, the address length will return to 24-bit.

The sequence of issuing EX4B instruction is: CS# goes low \rightarrow send EX4B instruction to exit 4-byte mode (automatically clear the 4BYTE bit to be "0") \rightarrow CS# goes high.



10-12. Read Data Bytes (READ)

The read instruction is for reading data out. The address is latched on rising edge of SCLK, and data shifts out on the falling edge of SCLK at a maximum frequency fR. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode or to define EAR bit. To enter the 4-byte mode, please refer to the enter 4-byte mode (EN4B) Mode section.

The sequence of issuing READ instruction is: CS# goes low→sending READ instruction code→ 3-byte or 4-byte address on SI→ data out on SO→to end READ operation can use CS# to high at any time during data out.




Figure 30. Read Data Bytes (READ) Sequence (SPI Mode only)

Note: Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.



10-13. Read Data Bytes at Higher Speed (FAST_READ)

The FAST_READ instruction is for quickly reading data out. The address is latched on rising edge of SCLK, and data of each bit shifts out on the falling edge of SCLK at a maximum frequency fC. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single FAST_READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode or to define EAR bit. To enter the 4-byte mode, please refer to the enter 4-byte mode (EN4B) Mode section.

Read on SPI Mode The sequence of issuing FAST_READ instruction is: CS# goes low \rightarrow sending FAST_READ instruction code \rightarrow 3-byte or 4-byte address on SI \rightarrow 8 dummy cycles (default) \rightarrow data out on SO \rightarrow to end FAST_READ operation can use CS# to high at any time during data out.

While Program/Erase/Write Status Register cycle is in progress, FAST_READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.




Figure 31. Read at Higher Speed (FAST_READ) Sequence (SPI Mode)

Note: Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.



10-14. Dual Output Read Mode (DREAD)

The DREAD instruction enable double throughput of Serial Flash in read mode. The address is latched on rising edge of SCLK, and data of every two bits (interleave on 2 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fT. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single DREAD instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing DREAD instruction, the following data out will perform as 2-bit instead of previous 1-bit.

The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode or to define EAR bit. To enter the 4-byte mode, please refer to the enter 4-byte mode (EN4B) Mode section.

The sequence of issuing DREAD instruction is: CS# goes low \rightarrow sending DREAD instruction \rightarrow 3-byte or 4-byte address on SIO0 \rightarrow 8 dummy cycles (default) on SIO0 \rightarrow data out interleave on SIO1 & SIO0 \rightarrow to end DREAD operation can use CS# to high at any time during data out.

While Program/Erase/Write Status Register cycle is in progress, DREAD instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.




Figure 32. Dual Read Mode Sequence

- 1. Please note the above address cycles are base on 3-byte address mode, for 4-byte address mode, the address cycles will be increased.
- 2. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.



10-15. 2 x I/O Read Mode (2READ)

The 2READ instruction enable double throughput of Serial Flash in read mode. The address is latched on rising edge of SCLK, and data of every two bits (interleave on 2 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fT. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single 2READ instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing 2READ instruction, the following address/dummy/data out will perform as 2-bit instead of previous 1-bit.

The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode or to define EAR bit. To enter the 4-byte mode, please refer to the enter 4-byte mode (EN4B) Mode section.

The sequence of issuing 2READ instruction is: CS# goes low \rightarrow sending 2READ instruction \rightarrow 3-byte or 4-byte address interleave on SIO1 & SIO0 \rightarrow 4 dummy cycles (default) on SIO1 & SIO0 \rightarrow data out interleave on SIO1 & SIO0 \rightarrow to end 2READ operation can use CS# to high at any time during data out.

While Program/Erase/Write Status Register cycle is in progress, 2READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.




Figure 33. 2 x I/O Read Mode Sequence (SPI Mode only)

- 1. Please note the above address cycles are base on 3-byte address mode, for 4-byte address mode, the address cycles will be increased.
- 2. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.



10-16. Quad Read Mode (QREAD)

The QREAD instruction enable quad throughput of Serial NOR Flash in read mode. A Quad Enable (QE) bit of status Register must be set to "1" before sending the QREAD instruction. The address is latched on rising edge of SCLK, and data of every four bits (interleave on 4 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fQ. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single QREAD instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing QREAD instruction, the following data out will perform as 4-bit instead of previous 1-bit.

The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode or to define EAR bit. To enter the 4-byte mode, please refer to the enter 4-byte mode (EN4B) Mode section.

The sequence of issuing QREAD instruction is: CS# goes low \rightarrow sending QREAD instruction \rightarrow 3-byte or 4-byte address on SI \rightarrow 8 dummy cycle (Default) \rightarrow data out interleave on SIO3, SIO2, SIO1 & SIO0 \rightarrow to end QREAD operation can use CS# to high at any time during data out.

While Program/Erase/Write Status Register cycle is in progress, QREAD instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.




Figure 34. Quad Read Mode Sequence

- 1. Please note the above address cycles are base on 3-byte address mode, for 4-byte address mode, the address cycles will be increased.
- 2. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.



MX66L2G45G

10-17. 4 x I/O Read Mode (4READ)

The 4READ instruction enable quad throughput of Serial NOR Flash in read mode. A Quad Enable (QE) bit of status Register must be set to "1" before sending the 4READ instruction. The address is latched on rising edge of SCLK, and data of every four bits (interleave on 4 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fQ. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single 4READ instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing 4READ instruction, the following address/dummy/data out will perform as 4-bit instead of previous 1-bit.


The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode or to define EAR bit. To enter the 4-byte mode, please refer to the enter 4-byte mode (EN4B) Mode section.

- **4 x I/O Read on SPI Mode (4READ)** The sequence of issuing 4READ instruction is: CS# goes low→ sending 4READ instruction→ 3-byte or 4-byte address interleave on SIO3, SIO2, SIO1 & SIO0→ 6 dummy cycles (Default) →data out interleave on SIO3, SIO2, SIO1 & SIO0→ to end 4READ operation can use CS# to high at any time during data out.
- **4 x I/O Read on QPI Mode (4READ)** The 4READ instruction also support on QPI command mode. The sequence of issuing 4READ instruction QPI mode is: CS# goes low→ sending 4READ instruction→ 3-byte or 4-byte address interleave on SIO3, SIO2, SIO1 & SIO0→ 6 dummy cycles (Default) →data out interleave on SIO3, SIO2, SIO1 & SIO0→ to end 4READ operation can use CS# to high at any time during data out.

While Program/Erase/Write Status Register cycle is in progress, 4READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.




Figure 35. 4 x I/O Read Mode Sequence (SPI Mode)



- 1. Hi-impedance is inhibited for the two clock cycles.
- 2. P7≠P3, P6≠P2, P5≠P1 & P4≠P0 (Toggling) is inhibited.
- 3. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.
- 4. Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.

Figure 36. 4 x I/O Read Mode Sequence (QPI Mode)



- 1. Please note the above address cycles are base on 3-byte address mode, for 4-byte address mode, the address cycles will be increased.
- 2. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.



MX66L2G45G

10-18. 4 x I/O Double Transfer Rate Read Mode (4DTRD)

The 4DTRD instruction enables Double Transfer Rate throughput on quad I/O of Serial Flash in read mode. A Quad Enable (QE) bit of status Register must be set to "1" before sending the 4DTRD instruction. The address (interleave on 4 I/O pins) is latched on both rising and falling edge of SCLK, and data (interleave on 4 I/O pins) shift out on both rising and falling edge of SCLK. The 8-bit address can be latched-in at one clock, and 8-bit data can be read out at one clock, which means four bits at rising edge of clock, the other four bits at falling edge of clock. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single 4DTRD instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing 4DTRD instruction, the following address/dummy/data out will perform as 8-bit instead of previous 1-bit.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care when during SPI mode.

While Program/Erase/Write Status Register cycle is in progress, 4DTRD instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.



Figure 37. Fast Quad I/O DT Read (4DTRD) Sequence (SPI Mode)

- 1. Hi-impedance is inhibited for this clock cycle.
- 2. P7#P3, P6#P2, P5#P1 & P4#P0 (Toggling) will result in entering the performance enhance mode.
- 3. Configuration Dummy cycle numbers will be different depending on the bit6 & bit 7 (DC0 & DC1) setting in configuration register.
- 4. Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.




Figure 38. Fast Quad I/O DT Read (4DTRD) Sequence (QPI Mode)

- 1. Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.
- 2. Configuration Dummy cycle numbers will be different depending on the bit6 & bit 7 (DC0 & DC1) setting in configuration register.



10-19. Preamble Bit

The Preamble Bit data pattern supports system/memory controller to determine valid window of data output more easily and improve data capture reliability while the flash memory is running in high frequency.

Preamble Bit data pattern can be enabled or disabled by setting the bit4 of Configuration register (Preamble bit Enable bit). Once the CR<4> is set, the preamble bit is inputted into dummy cycles.

Enabling preamble bit will not affect the function of enhance mode bit. In Dummy cycles, performance enhance mode bit still operates with the same function. Preamble bit will output after performance enhance mode bit.

The preamble bit is a fixed 8-bit data pattern (00110100). While dummy cycle number reaches 10, the complete 8 bits will start to output right after the performance enhance mode bit. While dummy cycle is not sufficient of 10 cycles, the rest of the preamble bits will be cut. For example, 8 dummy cycles will cause 6 preamble bits to output, and 6 dummy cycles will cause 4 preamble bits to output.

Figure 39. SDR 1I/O (10DC)




Figure 40. SDR 1I/O (8DC)






Figure 41. SDR 2I/O (10DC)




Figure 42. SDR 2I/O (8DC)






Figure 43. SDR 4I/O (10DC)




Figure 44. SDR 4I/O (8DC)







Figure 45. DTR4IO (6DC)





10-20. 4 Byte Address Command Set

The operation of 4-byte address command set was very similar to original 3-byte address command set. The only different is all the 4-byte command set request 4-byte address (A31-A0) followed by instruction code. The command set support 4-byte address including: READ4B, Fast_READ4B, DREAD4B, 2READ4B, QREAD4B, 4READ4B, 4DTRD4B, 4PP4B, SE4B, BE32K4B, BE4B. Please note that it is not necessary to issue EN4B command before issuing any of 4-byte command set.

Figure 46. Read Data Bytes using 4 Byte Address Sequence (READ4B)





Figure 47. Read Data Bytes at Higher Speed using 4 Byte Address Sequence (FASTREAD4B)




Note:

1. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.




Figure 48. 2 x I/O Fast Read using 4 Byte Address Sequence (2READ4B)



1. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.

Figure 49. 4 I/O Fast Read using 4 Byte Address sequence (4READ4B)



Note:

1. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.






Figure 50. Fast Quad I/O DT Read (4DTRD4B) Sequence (SPI Mode)

1. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.




Figure 51. Fast Quad I/O DT Read (4DTRD4B) Sequence (QPI Mode)

Note:

1. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.



Figure 52. Sector Erase (SE4B) Sequence (SPI Mode)




Figure 53. Block Erase 32KB (BE32K4B) Sequence (SPI Mode)




Figure 54. Block Erase (BE4B) Sequence (SPI Mode)






Figure 55. Page Program (PP4B) Sequence (SPI Mode)





Figure 56. 4 x I/O Page Program (4PP4B) Sequence (SPI Mode only)





MX66L2G45G

10-21. Performance Enhance Mode

The device could waive the command cycle bits if the two cycle bits after address cycle toggles.

Performance enhance mode is supported in both SPI and QPI mode.

In QPI mode, "EBh" "ECh" "EDh" "EEh" and SPI "EBh" "ECh" "EDh" "EEh" commands support enhance mode. The performance enhance mode is not supported in dual I/O mode.

To enter performance-enhancing mode, P[7:4] must be toggling with P[3:0]; likewise P[7:0]=A5h, 5Ah, F0h or 0Fh can make this mode continue and skip the next 4READ instruction. To leave enhance mode, P[7:4] is no longer toggling with P[3:0]; likewise P[7:0]=FFh, 00h, AAh or 55h along with CS# is afterwards raised and then lowered. Issuing "FFh" data cycle can also exit enhance mode. The system then will leave performance enhance mode and return to normal operation.

After entering enhance mode, following CS# go high, the device will stay in the read mode and treat CS# go low of the first clock as address instead of command cycle.

This sequence of issuing 4READ instruction especially useful in random access: CS# goes low \rightarrow send 4READ instruction \rightarrow 3-bytes or 4-bytes address interleave on SIO3, SIO2, SIO1 & SIO0 \rightarrow performance enhance toggling bit P[7:0] \rightarrow 4 dummy cycles (Default) \rightarrow data out until CS# goes high \rightarrow CS# goes low (The following 4READ instruction is not allowed, hence 8 cycles of 4READ can be saved comparing to normal 4READ mode) \rightarrow 3-bytes or 4-bytes random access address.




CS# 10 11 12 13 14 15 16 17 18 19 20 21 22 **SCLK** Mode 0 6 ADD Cycles Data Data Data Command Out 1 Out 2 Out n (Note 3) enhance cator (Note Configurable Dumniy Cycle (Note 2) SIO0 EBh SIO1 SIO₂ SIO3 CS# n+7.....n+9 n+1 n+13 Mode 3 SCLK Mode 0 Data Data Data 6 ADD Cycles enhance Out 2 (Note 3) cator (Note 1) __ Configurable ___ Dumniy Cycle (Note 2) SIO0 SIO1 SIO2 SIO3

Figure 57. 4 x I/O Read Performance Enhance Mode Sequence (SPI Mode)

- 1. If not using performance enhance recommend to keep 1 or 0 in performance enhance indicator. Reset the performance enhance mode, if P7=P3 or P6=P2 or P5=P1 or P4=P0, ex: AA, 00, FF.
- 2. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.
- 3. Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.




Figure 58. 4 x I/O Read Performance Enhance Mode Sequence (QPI Mode)



- 1. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.
- 2. Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.
- 3. Reset the performance enhance mode, if P7=P3 or P6=P2 or P5=P1 or P4=P0, ex: AA, 00, FF.



Figure 59. 4 x I/O DT Read Performance Enhance Mode Sequence (SPI Mode)



- 1. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.
- 2. Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.
- 3. Reset the performance enhance mode, if P7=P3 or P6=P2 or P5=P1 or P4=P0, ex: AA, 00, FF.






Figure 60. 4 x I/O DT Read Performance Enhance Mode Sequence (QPI Mode)

- 1. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.
- 2. Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.
- 3. Reset the performance enhance mode, if P1=P0, ex: AA, 00, FF.



10-22. Burst Read

The Burst Read feature allows applications to fill a cache line with a fixed length of data without using multiple read commands. Burst Read is disabled by default at power-up or reset. Burst Read is enabled by setting the Burst Length. When the Burst Length is set, reads will wrap on the selected boundary (8/16/32/64-bytes) containing the initial target address. For example if an 8-byte Wrap Depth is selected, reads will wrap on the 8-byte-page-aligned boundary containing the initial read address.

To set the Burst Length, drive CS# low → send SET BURST LENGTH instruction code → send WRAP CODE → drive CS# high. Refer to the table below for valid 8-bit Wrap Codes and their corresponding Wrap Depth.

Data	Wrap Around	Wrap Depth
00h	Yes	8-byte
01h	Yes	16-byte
02h	Yes	32-byte
03h	Yes	64-byte
1xh	No	X

Once Burst Read is enabled, it will remain enabled until the device is power-cycled or reset. The SPI and QPI mode 4READ and 4READ4B read commands support the wrap around feature after Burst Read is enabled. To change the wrap depth, resend the Burst Read instruction with the appropriate Wrap Code. To disable Burst Read, send the Burst Read instruction with Wrap Code 1xh. QPI "EBh" "ECh" and SPI "EBh" "ECh" support wrap around feature after wrap around is enabled. Both SPI (8 clocks) and QPI (2 clocks) command cycle can be accepted by this instruction. The SIO[3:1] are don't care during SPI mode.

Figure 61. Burst Read (SPI Mode)





Figure 62. Burst Read (QPI Mode)



Note: MSB=Most Significant Bit LSB=Least Significant Bit



MX66L2G45G

10-23. Fast Boot

The Fast Boot Feature provides the ability to automatically execute read operation after power on cycle or reset without any read instruction.

A Fast Boot Register is provided on this device. It can enable the Fast Boot function and also define the number of delay cycles and start address (where boot code being transferred). Instruction WRFBR (write fast boot register) and ESFBR (erase fast boot register) can be used for the status configuration or alternation of the Fast Boot Register bit. RDFBR (read fast boot register) can be used to verify the program state of the Fast Boot Register. The default number of delay cycles is 13 cycles, and there is a 16bytes boundary address for the start of boot code access.

When CS# starts to go low, data begins to output from default address after the delay cycles (default as 13 cycles). After CS# returns to go high, the device will go back to standard SPI mode and user can start to input command. In the fast boot data out process from CS# goes low to CS# goes high, a minimum of one byte must be output.

Once Fast Boot feature has been enabled, the device will automatically start a read operation after power on cycle, reset command, or hardware reset operation.

The fast Boot feature can support Single I/O and Quad I/O interface. If the QE bit of Status Register is "0", the data is output by Single I/O interface. If the QE bit of Status Register is set to "1", the data is output by Quad I/O interface.

Fast Boot Register (FBR)

Bits	Description	Bit Status	Default State	Type
31 to 4	FBSA (FastBoot Start Address)	16 bytes boundary address for the start of boot code access.	FFFFFF	Non- Volatile
3	X	ocue dosses.	1	Non- Volatile
2 to 1	FBSD (FastBoot Start Delay Cycle)	00: 7 delay cycles 01: 9 delay cycles 10: 11 delay cycles 11: 13 delay cycles	11	Non- Volatile
0	FBE (FastBoot Enable)	0=FastBoot is enabled. 1=FastBoot is not enabled.	1	Non- Volatile

Note: If FBSD = 11, the maximum clock frequency is 133 MHz


If FBSD = 10, the maximum clock frequency is 104 MHz

If FBSD = 01, the maximum clock frequency is 84 MHz

If FBSD = 00, the maximum clock frequency is 70 MHz



Figure 63. Fast Boot Sequence (QE=0)




Note: If FBSD = 11, delay cycles is 13 and n is 12.

If FBSD = 10, delay cycles is 11 and n is 10.

If FBSD = 01, delay cycles is 9 and n is 8.

If FBSD = 00, delay cycles is 7 and n is 6.

Figure 64. Fast Boot Sequence (QE=1)



Note: If FBSD = 11, delay cycles is 13 and n is 12.

If FBSD = 10, delay cycles is 11 and n is 10.

If FBSD = 01, delay cycles is 9 and n is 8.

If FBSD = 00, delay cycles is 7 and n is 6.



Figure 65. Read Fast Boot Register (RDFBR) Sequence




Figure 66. Write Fast Boot Register (WRFBR) Sequence





Figure 67. Erase Fast Boot Register (ESFBR) Sequence





10-24. Sector Erase (SE)

The Sector Erase (SE) instruction is for erasing the data of the chosen sector to be "1". The instruction is used for any 4K-byte sector. A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Sector Erase (SE). Any address of the sector (Please refer to "5. MEMORY ORGANIZATION") is a valid address for Sector Erase (SE) instruction. The CS# must go high exactly at the byte boundary (the least significant bit of the address byte been latched-in); otherwise, the instruction will be rejected and not executed.

The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode or to define EAR bit. Address bits [Am-A12] (Am is the most significant address) select the sector address.


To enter the 4-byte address mode, please refer to the enter 4-byte mode (EN4B) Mode section.

The sequence of issuing SE instruction is: CS# goes low \rightarrow sending SE instruction code \rightarrow 3-byte or 4-byte address on SI \rightarrow CS# goes high.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care when during SPI mode.


The self-timed Sector Erase Cycle time (tSE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked while the Sector Erase cycle is in progress. The WIP sets 1 during the tSE timing, and clears when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is cleared. If the Block is protected by BP bits (WPSEL=0; Block Protect Mode) or SPB/DPB (WPSEL=1; Advanced Sector Protect Mode), the Sector Erase (SE) instruction will not be executed on the block.

Figure 68. Sector Erase (SE) Sequence (SPI Mode)



Note: Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.

Figure 69. Sector Erase (SE) Sequence (QPI Mode)



Note: Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.



10-25. Block Erase (BE32K)

The Block Erase (BE32K) instruction is for erasing the data of the chosen block to be "1". The instruction is used for 32K-byte block erase operation. A Write Enable (WREN) instruction be executed to set the Write Enable Latch (WEL) bit before sending the Block Erase (BE32K). Any address of the block (Please refer to "5. MEMORY ORGANIZATION") is a valid address for Block Erase (BE32K) instruction. The CS# must go high exactly at the byte boundary (the least significant bit of address byte been latched-in); otherwise, the instruction will be rejected and not executed.


Address bits [Am-A15] (Am is the most significant address) select the 32KB block address. The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode or to define EAR bit. To enter the 4-byte address mode, please refer to the enter 4-byte mode (EN4B) Mode section.

The sequence of issuing BE32K instruction is: CS# goes low \rightarrow sending BE32K instruction code \rightarrow 3-byte or 4-byte address on SI \rightarrow CS# goes high.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care when during SPI mode.


The self-timed Block Erase Cycle time (tBE32K) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked while during the Block Erase cycle is in progress. The WIP sets during the tBE32K timing, and clears when Block Erase Cycle is completed, and the Write Enable Latch (WEL) bit is cleared. If the Block is protected by BP bits (WPSEL=0; Block Protect Mode) or SPB/DPB (WPSEL=1; Advanced Sector Protect Mode), the Block Erase (BE32K) instruction will not be executed on the block.

Figure 70. Block Erase 32KB (BE32K) Sequence (SPI Mode)



Note: Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.

Figure 71. Block Erase 32KB (BE32K) Sequence (QPI Mode)



Note: Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.



10-26. Block Erase (BE)

The Block Erase (BE) instruction is for erasing the data of the chosen block to be "1". The instruction is used for 64K-byte block erase operation. A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit before sending the Block Erase (BE). Any address of the block (Please refer to "5. MEMORY ORGANIZATION") is a valid address for Block Erase (BE) instruction. The CS# must go high exactly at the byte boundary (the least significant bit of address byte been latched-in); otherwise, the instruction will be rejected and not executed.


The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode or to define EAR bit. To enter the 4-byte address mode, please refer to the enter 4-byte mode (EN4B) Mode section.

The sequence of issuing BE instruction is: CS# goes low \rightarrow sending BE instruction code \rightarrow 3-byte or 4-byte address on SI \rightarrow CS# goes high.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care when during SPI mode.


The self-timed Block Erase Cycle time (tBE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked while the Block Erase cycle is in progress. The WIP sets during the tBE timing, and clears when Block Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the Block is protected by BP bits (WPSEL=0; Block Protect Mode) or SPB/DPB (WPSEL=1; Advanced Sector Protect Mode), the Block Erase (BE) instruction will not be executed on the block.

Figure 72. Block Erase (BE) Sequence (SPI Mode)



Note: Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.

Figure 73. Block Erase (BE) Sequence (QPI Mode)



Note: Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.



10-27. Chip Erase (CE)

The Chip Erase (CE) instruction is for erasing the data of the whole chip to be "1". A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit before sending the Chip Erase (CE). The CS# must go high exactly at the byte boundary, otherwise the instruction will be rejected and not executed.

The sequence of issuing CE instruction is: CS# goes low→sending CE instruction code→CS# goes high.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care when during SPI mode.

The self-timed Chip Erase Cycle time (tCE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked while the Chip Erase cycle is in progress. The WIP sets during the tCE timing, and clears when Chip Erase Cycle is completed, and the Write Enable Latch (WEL) bit is cleared.

When the chip is under "Block protect (BP) Mode" (WPSEL=0). The Chip Erase (CE) instruction will not be executed, if one (or more) sector is protected by BP3-BP0 bits. It will be only executed when BP3-BP0 all set to "0".

When the chip is under "Advances Sector Protect Mode" (WPSEL=1). The Chip Erase (CE) instruction will be executed on unprotected block. The protected Block will be skipped. If one (or more) 4K byte sector was protected in top or bottom 64K byte block, the protected block will also skip the chip erase command.

Figure 74. Chip Erase (CE) Sequence (SPI Mode)





Figure 75. Chip Erase (CE) Sequence (QPI Mode)





MX66L2G45G

10-28. Page Program (PP)

The Page Program (PP) instruction is for programming memory bits to "0". One to 256 bytes can be sent to the device to be programmed. A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit before sending the Page Program (PP). If more than 256 data bytes are sent to the device, only the last 256 data bytes will be accepted and the previous data bytes will be disregarded. The Page Program instruction requires that all the data bytes fall within the same 256-byte page. The low order address byte A[7:0] specifies the starting address within the selected page. Bytes that will cross a page boundary will wrap to the beginning of the selected page. The device can accept (256 minus A[7:0]) data bytes without wrapping. If 256 data bytes are going to be programmed, A[7:0] should be set to 0.

The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode or to define EAR bit. To enter the 4-byte address mode, please refer to the enter 4-byte mode (EN4B) Mode section.

The sequence of issuing PP instruction is: CS# goes low \rightarrow sending PP instruction code \rightarrow 3-byte or 4-byte address on SI \rightarrow at least 1-byte on data on SI \rightarrow CS# goes high.


The CS# must be kept to low during the whole Page Program cycle; The CS# must go high exactly at the byte boundary(the latest eighth bit of data being latched in), otherwise the instruction will be rejected and will not be executed.

The self-timed Page Program Cycle time (tPP) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked while the Page Program cycle is in progress. The WIP sets during the tPP timing, and clears when Page Program Cycle is completed, and the Write Enable Latch (WEL) bit is cleared. If the page is protected by BP bits (WPSEL=0; Block Protect Mode) or SPB/DPB (WPSEL=1; Advanced Sector Protect Mode), the Page Program (PP) instruction will not be executed.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care when during SPI mode.




Figure 76. Page Program (PP) Sequence (SPI Mode)



Note: Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.

Figure 77. Page Program (PP) Sequence (QPI Mode)



Note: Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.



10-29. 4 x I/O Page Program (4PP)

The Quad Page Program (4PP) instruction is for programming the memory to be "0". A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit and Quad Enable (QE) bit must be set to "1" before sending the Quad Page Program (4PP). The Quad Page Programming takes four pins: SIO0, SIO1, SIO2, and SIO3 as address and data input, which can improve programmer performance and the effectiveness of application. The other function descriptions are as same as standard page program.

The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode or to define EAR bit. To enter the 4-byte address mode, please refer to the enter 4-byte mode (EN4B) Mode section.

The sequence of issuing 4PP instruction is: CS# goes low \rightarrow sending 4PP instruction code \rightarrow 3-byte or 4-byte address on SIO[3:0] \rightarrow at least 1-byte on data on SIO[3:0] \rightarrow CS# goes high.

If the page is protected by BP bits (WPSEL=0; Block Protect Mode) or SPB/DPB (WPSEL=1; Advanced Sector Protect Mode), the Quad Page Program (4PP) instruction will not be executed.




Figure 78. 4 x I/O Page Program (4PP) Sequence (SPI Mode only)

Note: Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.



10-30. Deep Power-down (DP)

The Deep Power-down (DP) instruction places the device into a minimum power consumption state, in which the quiescent current is reduced from ISB1 to ISB2.

The sequence of issuing DP instruction: CS# goes low→ send DP instruction code→ CS# goes high.

The CS# must go high at the byte boundary (after exactly eighth bits of the instruction code have been latched-in); otherwise the instruction will not be executed. Both SPI (8 clocks) and QPI (2 clocks) command cycle can be accepted by this instruction. SIO[3:1] are "don't care".

After CS# goes high there is a delay of tDP before the device transitions from Stand-by mode to Deep Power-down mode and the current reduces from ISB1 to ISB2.

After DP instruction, CS# must keep high until release from deep power-down is required.

The device exits Deep Power-down mode and returns to Stand-by mode if CS# pulses low for tCRDP or if the device is power-cycled or hardware reset. After CS# goes high, there is a delay of tRDP before the device transitions from Deep Power-down mode back to Stand-by mode.







Figure 80. Deep Power-down (DP) Sequence (QPI Mode)





MX66L2G45G

10-31. Enter Secured OTP (ENSO)

The ENSO instruction is for entering the additional 8K-bit secured OTP mode. While device is in secured OTPmode, main array access is not available. The additional 8K-bit secured OTP is independent from main array and may be used to store unique serial number for system identifier. After entering the Secured OTP mode, follow standard read or program procedure to read out the data or update data. The Secured OTP data cannot be updated again once it is lock-down.

The sequence of issuing ENSO instruction is: CS# goes low \rightarrow sending ENSO instruction to enter Secured OTP mode \rightarrow CS# goes high.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care when during SPI mode.

Please note that after issuing ENSO command user can only access secure OTP region with standard read or program procedure. Furthermore, once security OTP is lock down, only read related commands are valid.

10-32. Exit Secured OTP (EXSO)

The EXSO instruction is for exiting the secured OTP mode.

The sequence of issuing EXSO instruction is: CS# goes low \rightarrow sending EXSO instruction to exit Secured OTP mode \rightarrow CS# goes high.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care when during SPI mode.

10-33. Read Security Register (RDSCUR)

The RDSCUR instruction is for reading the value of Security Register bits. The Read Security Register can be read at any time (even in program/erase/write status register/write security register condition) and continuously.

The sequence of issuing RDSCUR instruction is : CS# goes low \rightarrow sending RDSCUR instruction \rightarrow Security Register data out on SO \rightarrow CS# goes high.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care when during SPI mode.

10-34. Write Security Register (WRSCUR)

The WRSCUR instruction is for changing the values of Security Register Bits. The WREN (Write Enable) instruction is required before issuing WRSCUR instruction. The WRSCUR instruction may change the values of bit1 (LDSO bit) for customer to lock-down the Secured OTP area. Once the LDSO bit is set to "1", the Secured OTP area cannot be updated any more.

The sequence of issuing WRSCUR instruction is :CS# goes low \rightarrow sending WRSCUR instruction \rightarrow CS# goes high.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care when during SPI mode.

The CS# must go high exactly at the boundary; otherwise, the instruction will be rejected and not executed.



10-35. Write Protection Selection (WPSEL)

There are two write protection methods provided on this device, (1) Block Protection (BP) mode or (2) Advanced Sector Protection mode. The protection modes are mutually exclusive. The WPSEL bit selects which protection mode is enabled. If WPSEL=0 (factory default), BP mode is enabled and Advanced Sector Protection mode is disabled. If WPSEL=1, Advanced Sector Protection mode is enabled and BP mode is disabled. The WPSEL command is used to set WPSEL=1. A WREN command must be executed to set the WEL bit before sending the WPSEL command. Please note that the WPSEL bit is an OTP bit. Once WPSEL is set to "1", it cannot be programmed back to "0".

When WPSEL = 0: Block Protection (BP) mode,

The memory array is write protected by the BP3~BP0 bits.

When WPSEL =1: Advanced Sector Protection mode,

Blocks are individually protected by their own SPB or DPB. On power-up, all blocks are write protected by the Dynamic Protection Bits (DPB) by default. The Advanced Sector Protection instructions WRLR, RDLR, WRPASS, RDPASS, PASSULK, WRSPB, ESSPB, WRDPB, RDDPB, GBLK, and GBULK are activated. The BP3~BP0 bits of the Status Register are disabled and have no effect. Hardware protection is performed by driving WP#=0. Once WP#=0 all blocks and sectors are write protected regardless of the state of each SPB or DPB.

The sequence of issuing WPSEL instruction is: CS# goes low \rightarrow send WPSEL instruction to enable the Advanced Sector Protect mode \rightarrow CS# goes high.

Write Protection Selection







Figure 81. WPSEL Flow






10-36. Advanced Sector Protection

There are two ways to implement software Advanced Sector Protection on this device. Through these two protection methods, user can disable or enable the programming or erasing operation to any individual sector or all sectors.

There is a non-volatile (SPB) and volatile (DPB) protection bit related to the single sector in main flash array. Each of the sectors is protected from programming or erasing operation when the bit is set.

The figure below helps describing an overview of these methods. The device is default to the Solid mode when shipped from factory. The detail algorithm of advanced sector protection is shown as follows:

Figure 82. Advanced Sector Protection Overview





10-36-1. Lock Register

The Lock Register is a 16-bit register. Lock Register Bit[6] is SPB Lock Down Bit (SPBLKDN) which is assigned to control all SPB bit status. Lock Register Bit[2] is Password Protection Mode Lock Bit. Both bits are defaulted as 1 when shipping from factory.

When SPBLKDN is 1, SPB can be changed. When it is locked as 0, all SPB can not be changed.

Users can choose their favorite sector protecting method via setting Lock Register Bit[2] using WRLR command. The device default status was in Solid Protection Mode (Bit[2]=1), Once Bit[2] has been programmed (cleared to "0"), the device will enable the Password Protection Mode and lock in that mode permanently.

In Solid Protection Mode (Bit[2]=1, factory default), the SPBLKDN can be programmed using the WRLR command and permanently lock down the SPB bits. After programming SPBLKDN to 0, all SPB can not be changed anymore, and neither Lock Register Bit[2] nor Bit[6] can be altered anymore.

In Password Protection Mode (Bit[2]=0), the SPBLKDN becomes a volatile bit with default 0 (SPB bit protected). A correct password is required with PASSULK command to set SPBLKDN to 1. To clear SPBLKDN back to 0, a Hardware/Software Reset or power-up cycle is required.

If user selects Password Protection mode, the password setting is required. User can set password by issuing WRPASS command before Lock Register Bit[2] set to 0.

Table 13. Lock Register

Bits	Description	Bit Status	Default	Туре
15 to 7	Reserved	Reserved		Reserved
6	SPB Lock Down bit (SPBLKDN)		Solid Protection Mode: 1 Password Protection Mode: 0	Bit 2=1: OTP Bit 2=0: Volatile
5 to 3	Reserved	Reserved		Reserved
1 2		0=Password Protection Mode Enable 1= Solid Protection Mode	1	ОТР
1 to 0	Reserved	Reserved		Reserved

Figure 83. Read Lock Register (RDLR) Sequence







Figure 84. Write Lock Register (WRLR) Sequence (SPI Mode)



10-36-2. Solid Protection Bits

The Solid Protection Bits (SPBs) are nonvolatile bits for enabling or disabling write-protection to sectors and blocks. The SPB bits have the same endurance as the Flash memory. An SPB is assigned to each 4KB sector in the bottom and top 64KB of memory and to each 64KB block in the remaining memory. The factory default state of the SPB bits is "0", which has the sector/block write-protection disabled.

When an SPB is set to "1", the associated sector or block is write-protected. Program and erase operations on the sector or block will be inhibited. SPBs can be individually set to "1" by the WRSPB command. However, the SPBs cannot be individually cleared to "0". Issuing the ESSPB command clears all SPBs to "0". A WREN command must be executed to set the WEL bit before sending the WRSPB or ESSPB command.

The SPBLKDN bit must be "1" before any SPB can be modified. In Solid Protection mode the SPBLKDN bit defaults to "1" after power-on or reset. Under Password Protection mode, the SPBLKDN bit defaults to "0" after power-on or reset, and a PASSULK command with a correct password is required to set the SPBLKDN bit to "1".

The RDSPB command reads the status of the SPB of a sector or block. The RDSPB command returns 00h if the SPB is "0", indicating write-protection is disabled. The RDSPB command returns FFh if the SPB is "1", indicating write-protection is enabled.

Note: If SPBLKDN=0, commands to set or clear the SPB bits will be ignored.

Table 14. SPB Register

Bit	Description	Bit Status	Default	Туре
7 to 0	SPB (Solid protected Bit)	00h= SPB for the sector address unprotected FFh= SPB for the sector address protected	00h	Non-volatile



Figure 85. Read SPB Status (RDSPB) Sequence




Figure 86. SPB Erase (ESSPB) Sequence





Figure 87. SPB Program (WRSPB) Sequence





10-36-3. Dynamic Write Protection Bits

The Dynamic Protection features a volatile type protection to each individual sector. It can protect sectors from unintentional change, and is easy to disable when there are necessary changes.

All DPBs are default as protected (FFh) after reset or upon power up cycle. Via setting up Dynamic Protection bit (DPB) by write DPB command (WRDPB), user can cancel the Dynamic Protection of associated sector.

The Dynamic Protection only works on those unprotected sectors whose SPBs are cleared. After the DPB state is cleared to "0", the sector can be modified if the SPB state is unprotected state.

Table 15. DPB Register

Bit	Description	Bit Status	Default	Type
7 to 0	DPB (Dynamic protected Bit)	00h= DPB for the sector address unprotected FFh= DPB for the sector address protected	FFh	Volatile

Figure 88. Read DPB Register (RDDPB) Sequence





Figure 89. Write DPB Register (WRDPB) Sequence







10-36-4. Password Protection Mode

Password Protection mode potentially provides a higher level of security than Solid Protection mode. In Password Protection mode, the SPBLKDN bit defaults to "0" after a power-on cycle or reset. When SPBLKDN=0, the SPBs are locked and cannot be modified. A 64-bit password must be provided to unlock the SPBs.

The PASSULK command with the correct password will set the SPBLKDN bit to "1" and unlock the SPB bits. After the correct password is given, a wait of 2us is necessary for the SPB bits to unlock. The Status Register WIP bit will clear to "0" upon completion of the PASSULK command. Once unlocked, the SPB bits can be modified. A WREN command must be executed to set the WEL bit before sending the PASSULK command.

Several steps are required to place the device in Password Protection mode. Prior to entering the Password Protection mode, it is necessary to set the 64-bit password and verify it. The WRPASS command writes the password and the RDPASS command reads back the password. Password verification is permitted until the Password Protection Mode Lock Bit has been written to "0". Password Protection mode is activated by programming the Password Protection Mode Lock Bit to "0". This operation is not reversible. Once the bit is programmed, it cannot be erased. The device remains permanently in Password Protection mode and the 64-bit password can neither be retrieved nor reprogrammed.

The password is all "1's" when shipped from the factory. The WRPASS command can only program password bits to "0". The WRPASS command cannot program "0's" back to "1's". All 64-bit password combinations are valid password options. A WREN command must be executed to set the WEL bit before sending the WRPASS command.

- The unlock operation will fail if the password provided by the PASSULK command does not match the stored password. This will set the P_FAIL bit to "1" and insert a delay before clearing the WIP bit to "0". User has to wait 150us before issuing another PASSULK command. This restriction makes it impractical to attempt all combinations of a 64-bit password (such an effort would take millions of years). Monitor the WIP bit to determine whether the device has completed the PASSULK command.
- When a valid password is provided, the PASSULK command does not insert the delay before returning the WIP bit to zero. The SPBLKDN bit will set to "1" and the P_FAIL bit will be "0".
- It is not possible to set the SPBLKDN bit to "1" if the password had not been set prior to the Password Protection mode being selected.

Table 16. Password Register (PASS)

	Bits	Field Name	Function	Туре	Default State	Description
6	3 to 0	PWD	Hidden Password	ОТР	FFFFFFFFFFF	Non-volatile OTP storage of 64 bit password. It is no longer readable after the Password Protection mode is selected by programming Lock Register bit 2 to zero.



Figure 90. Read Password Register (RDPASS) Sequence




Figure 91. Write Password Register (WRPASS) Sequence





Figure 92. Password Unlock (PASSULK) Sequence





MX66L2G45G

10-36-5. Gang Block Lock/Unlock (GBLK/GBULK)

These instructions are only effective after WPSEL was executed. The GBLK/GBULK instruction is a chip-based protected or unprotected operation. It can enable or disable all DPB.

The WREN (Write Enable) instruction is required before issuing GBLK/GBULK instruction.

The sequence of issuing GBLK/GBULK instruction is: CS# goes low \rightarrow send GBLK/GBULK (7Eh/98h) instruction \rightarrow CS# goes high.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care when during SPI mode.

The CS# must go high exactly at the byte boundary, otherwise, the instruction will be rejected and not be executed.

10-36-6. Sector Protection States Summary Table

Protection	on Status	Souton State
DPB bit	SPB bit	Sector State
0	0	Unprotect
0	1	Protect
1	0	Protect
1	1	Protect



10-37. Program Suspend and Erase Suspend

The Suspend instruction interrupts a Program or Erase operation to allow the device conduct other operations.

After the device has entered the suspended state, the memory array can be read except for the page being programmed or the sector being erased.


Security Register bit 2 (PSB) and bit 3 (ESB) can be read to check the suspend status. The PSB (Program Suspend Bit) sets to "1" when a program operation is suspended. The ESB (Erase Suspend Bit) sets to "1" when an erase operation is suspended. The PSB or ESB clears to "0" when the program or erase operation is resumed.

When the serial flash receives the Suspend instruction, Program Suspend Latency(tPSL) or Erase Suspend latency(tESL) is required to complete suspend operation. (Refer to "Table 27. AC CHARACTERISTICS") After the device has entered the suspended state, the WEL bit is clears to "0" and the PSB or ESB in security register is set to "1", then the device is ready to acceptanother command.

However, some commands can be executed without tPSL or tESL latency during the program/erase suspend, and can be issued at any time during the Suspend.

Please refer to "Table 17. Acceptable Commands During Suspend".

Figure 93. Suspend to Read Latency



10-37-1. Erase Suspend to Program

The "Erase Suspend to Program" feature allows Page Programming while an erase operation is suspended. Page Programming is permitted in any unprotected memory except within the sector of a suspended Sector Erase operation or within the block of a suspended Block Erase operation. The Write Enable (WREN) instruction must be issued before any Page Program instruction.

A Page Program operation initiated within a suspended erase cannot itself be suspended and must be allowed to finish before the suspended erase can be resumed. The Status Register can be polled to determine the status of the Page Program operation. The WEL and WIP bits of the Status Register will remain "1" while the Page Program operation is in progress and will both clear to "0" when the Page Program operation completes.

Figure 94. Suspend to Program Latency








Table 17. Acceptable Commands During Suspend

		Suspend Type			
Command Name	Command Code	Program Suspend	Erase Suspend		
ommands which require tPS	L/tESL delay				
READ	03h	•	•		
FAST READ	0Bh	•	•		
2READ	BBh	•	•		
DREAD	3Bh	•	•		
4READ	EBh	•	•		
QREAD	6Bh	•	•		
4READ4B	ECh	•	•		
4DTRD	EDh	•	•		
4DTRD4B	EEh	•	•		
FASTREAD4B	0Ch	•	•		
2READ4B	BCh	•	•		
DREAD4B	3Ch	•	•		
RDSFDP	5Ah	•	•		
RDID	9Fh	•	•		
QPIID	AFh	•	•		
SBL	C0h	•	•		
ENSO	B1h	•	•		
EXSO	C1h	•	•		
WREN	06h	•	•		
RESUME	30h	•	•		
RDLR	2Dh	•	•		
RDSPB	E2h	•	•		
RDFBR	16h	•	•		
RDDPB	E0h	•	•		
EQIO	35h	•	•		
RSTQIO	F5h	•	•		
REMS	90h	•	•		
ommands not required tPSL	/tESL delay				
WRDI	04h	•	•		
RDSR	05h	•	•		
RDCR	15h	•	•		
RDSCUR	2Bh	•	•		
RES	ABh	•	•		
RSTEN	66h	•	•		
RST	99h	•	•		
NOP	00h	•	•		





10-38. Program Resume and Erase Resume

The Resume instruction resumes a suspended Program or Erase operation. After the device receives the Resume instruction, the WEL and WIP bits are set to "1" and the PSB or ESB is cleared to "0". The program or erase operation will continue until it is completed or until another Suspend instruction is received.

To issue another Suspend instruction, the minimum resume-to-suspend latency (tPRS or tERS) is required. However, in order to finish the program or erase progress, a period equal to or longer than the typical timing is required.

To issue other command except suspend instruction, a latency of the self-timed Page Program Cycle time (tPP) or Sector Erase (tSE) is required. The WEL and WIP bits are cleared to "0" after the Program or Erase operation is completed.

Note:

The Resume instruction will be ignored during Performance Enhance Mode. Make sure the serial flash has exited the Performance Enhance Mode before issuing the Resume instruction.

Figure 95. Resume to Read Latency





Figure 96. Resume to Suspend Latency





MX66L2G45G

10-39. No Operation (NOP)

The "No Operation" command is only able to terminate the Reset Enable (RSTEN) command and will not affect any other command.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care during SPI mode.

10-40. Software Reset (Reset-Enable (RSTEN) and Reset (RST))

The Software Reset operation combines two instructions: Reset-Enable (RSTEN) command and Reset (RST) command. It returns the device to standby mode. All the volatile bits and settings will be cleared then, which makes the device return to the default status as power on.

To execute Reset command (RST), the Reset-Enable (RSTEN) command must be executed first to perform the Reset operation. If there is any other command to interrupt after the Reset-Enable command, the Reset-Enable will be invalid.


Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care when during SPI mode.

If the Reset command is executed during program or erase operation, the operation will be disabled, the data under processing could be damaged or lost.

The reset time is different depending on the last operation. For details, please refer to "Table 23. Reset Timing-(Other Operation)" for tREADY2.



Figure 97. Software Reset Recovery



Note: Refer to "Table 23. Reset Timing-(Other Operation)" for tREADY2.

Figure 98. Reset Sequence (SPI mode)





Figure 99. Reset Sequence (QPI mode)





11. Serial Flash Discoverable Parameter (SFDP)

11-1. Read SFDP Mode (RDSFDP)

The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard, JESD68 on CFI.

The sequence of issuing RDSFDP instruction is CS# goes low→send RDSFDP instruction (5Ah)→send 3 address bytes on SI pin→send 1 dummy byte on SI pin→read SFDP code on SO→to end RDSFDP operation can use CS# to high at any time during data out.

SFDP is a JEDEC Standard, JESD216B.

Figure 100. Read Serial Flash Discoverable Parameter (RDSFDP) Sequence








Table 18. Signature and Parameter Identification Data Values

SFDP Table (JESD216B) below is for MX66L2G45GXRI00

Description	Comment	Add (h) (Byte)	DW Add (Bit)	Data (h/b) (Note1)	Data (h)
		00h	07:00	53h	53h
CEDD Cimpature	Fixed: F0444CF2h	01h	15:08	46h	46h
SFDP Signature	Fixed: 50444653h	02h	23:16	44h	44h
		03h	31:24	50h	50h
SFDP Minor Revision Number	Start from 00h	04h	07:00	06h	06h
SFDP Major Revision Number	Start from 01h	05h	15:08	01h	01h
Number of Parameter Headers	This number is 0-based. Therefore, 0 indicates 1 parameter header.	06h	23:16	02h	02h
Unused		07h	31:24	FFh	FFh
ID number (JEDEC)	00h: it indicates a JEDEC specified header.	08h	07:00	00h	00h
Parameter Table Minor Revision Number	Start from 00h	09h	15:08	06h	06h
Parameter Table Major Revision Number	Start from 01h	0Ah	23:16	01h	01h
Parameter Table Length (in double word)	How many DWORDs in the Parameter table	0Bh	31:24	10h	10h
		0Ch	07:00	30h	30h
Parameter Table Pointer (PTP)	First address of JEDEC Flash Parameter table	0Dh	15:08	00h	00h
	l arameter table	0Eh	23:16	00h	00h
Unused		0Fh	31:24	FFh	FFh





Description	Comment	Add (h) (Byte)	DW Add (Bit)	Data (h/b) (Note1)	Data (h)
ID number (Macronix manufacturer ID)	it indicates Macronix manufacturer ID	10h	07:00	C2h	C2h
Parameter Table Minor Revision Number	Start from 00h	11h	15:08	00h	00h
Parameter Table Major Revision Number	Start from 01h	12h	23:16	01h	01h
Parameter Table Length (in double word)	How many DWORDs in the Parameter table	13h	31:24	04h	04h
	First address of Managin Flack	14h	07:00	10h	10h
Parameter Table Pointer (PTP)	First address of Macronix Flash Parameter table	15h	15:08	01h	01h
		16h	23:16	00h	00h
Unused		17h	31:24	FFh	FFh
ID number (4-byte Address Instruction)	4-byte Address Instruction parameter ID	18h	07:00	84h	84h
Parameter Table Minor Revision Number	Start from 00h	19h	15:08	00h	00h
Parameter Table Major Revision Number	Start from 01h	1Ah	23:16	01h	01h
Parameter Table Length (in double word)	How many DWORDs in the Parameter table	1Bh	31:24	02h	02h
		1Ch	07:00	C0h	C0h
Parameter Table Pointer (PTP)	First address of 4-byte Address Instruction table	1Dh	15:08	00h	00h
		1Eh	23:16	00h	00h
Unused		1Fh	31:24	FFh	FFh





Table 19. Parameter Table (0): JEDEC Flash Parameter Tables SFDP Table below is for MX66L2G45GXRI00

Description	Comment	Add (h) (Byte)	DW Add (Bit)	Data (h/b) (Note1)	Data (h)
Block/Sector Erase sizes	00: Reserved, 01: 4KB erase, 10: Reserved, 11: not supported 4KB erase		01:00	01b	
Write Granularity	0: 1Byte, 1: 64Byte or larger		02	1b	
Write Enable Instruction Required for Writing to Volatile Status Registers	0: not required 1: required 00h to be written to the status register	30h	03	0b	E5h
Write Enable Instruction Select for Writing to Volatile Status Registers	0: use 50h instruction 1: use 06h instruction Note: If target flash status register is nonvolatile, then bits 3 and 4 must be set to 00b.		04	0b	
Unused	Contains 111b and can never be changed		07:05	111b	
4KB Erase Instruction		31h	15:08	20h	20h
(1-1-2) Fast Read (Note2)	0=not supported 1=supported		16	1b	FBh
Address Bytes Number used in addressing flash array	00: 3Byte only, 01: 3 or 4Byte, 10: 4Byte only, 11: Reserved		18:17	01b	
Double Transfer Rate (DTR) Clocking	0=not supported 1=supported		19	1b	
(1-2-2) Fast Read	0=not supported 1=supported	32h	20	1b	
(1-4-4) Fast Read	0=not supported 1=supported		21	1b	
(1-1-4) Fast Read	0=not supported 1=supported		22	1b	
Unused			23	1b	
Unused		33h	31:24	FFh	FFh
Flash Memory Density		37h:34h	31:00	7FFF F	FFFh
states (Note3)	0 0000b: Not supported; 0 0100b: 4 0 0110b: 6; 0 1000b: 8	- 38h	04:00	0 0100b	44h
(1-4-4) Fast Read Number of Mode Bits (Note4)	Mode Bits: 000b: Not supported; 010b: 2 bits	3011	07:05	010b	44 11
(1-4-4) Fast Read Instruction		39h	15:08	EBh	EBh
states	0 0000b: Not supported; 0 0100b: 4 0 0110b: 6; 0 1000b: 8	- 3Ah	20:16	0 1000b	08h
(1-1-4) Fast Read Number of Mode Bits	Mode Bits: 000b: Not supported; 010b: 2 bits		23:21	000b	
(1-1-4) Fast Read Instruction		3Bh	31:24	6Bh	6Bh





Description	Comment	Add (h) (Byte)	DW Add (Bit)	Data (h/b) (Note1)	Data (h)
(1-1-2) Fast Read Number of Wait states	0 0000b: Not supported; 0 0100b: 4 0 0110b: 6; 0 1000b: 8	3Ch	04:00	0 1000b	08h
(1-1-2) Fast Read Number of Mode Bits	Mode Bits: 000b: Not supported; 010b: 2 bits	3011	07:05	000b	
(1-1-2) Fast Read Instruction		3Dh	15:08	3Bh	3Bh
(1-2-2) Fast Read Number of Wait states	-2) Fast Read Number of Wait 0 0000b: Not supported; 0 0100b: 4 0 0110b: 6; 0 1000b: 8 3Eh		20:16	0 0100b	04h
(1-2-2) Fast Read Number of Mode Bits	Mode Bits: 000b: Not supported; 010b: 2 bits	JEII	23:21	000b	0411
(1-2-2) Fast Read Instruction		3Fh	31:24	BBh	BBh
(2-2-2) Fast Read	0=not supported 1=supported		00	0b	
Unused		40h	03:01	111b	
(4-4-4) Fast Read	0=not supported 1=supported	40h	04	1b	FEh
Unused			07:05	111b	
Unused		43h:41h	31:08	FFh	FFh
Unused		45h:44h	15:00	FFh	FFh
(2-2-2) Fast Read Number of Wait states	0 0000b: Not supported; 0 0100b: 4 0 0110b: 6; 0 1000b: 8	46h	20:16	0 0000b	00h
(2-2-2) Fast Read Number of Mode Bits	Mode Bits: 000b: Not supported; 010b: 2 bits		23:21	000b	
(2-2-2) Fast Read Instruction		47h	31:24	FFh	FFh
Unused		49h:48h	15:00	FFh	FFh
states	0 0000b: Not supported; 0 0100b: 4 0 0110b: 6; 0 1000b: 8	4Ah	20:16	0 0100b	44h
(4-4-4) Fast Read Number of Mode Bits	Mode Bits: 000b: Not supported; 010b: 2 bits		23:21	010b	
(4-4-4) Fast Read Instruction		4Bh	31:24	EBh	EBh
Erase Type 1 Size	Sector/block size = 2 ^N bytes (Note5) 0Ch: 4KB; 0Fh: 32KB; 10h: 64KB	4Ch	07:00	0Ch	0Ch
Erase Type 1 Erase Instruction		4Dh	15:08	20h	20h
Erase Type 2 Size	Sector/block size = 2^N bytes 00h: N/A; 0Fh: 32KB; 10h: 64KB	4Eh	23:16	0Fh	0Fh
Erase Type 2 Erase Instruction		4Fh	31:24	52h	52h
Erase Type 3 Size	Sector/block size = 2^N bytes 00h: N/A; 0Fh: 32KB; 10h: 64KB	50h	07:00	10h	10h
Erase Type 3 Erase Instruction		51h	15:08	D8h	D8h
Erase Type 4 Size	00h: N/A, This sector type doesn't exist	52h	23:16	00h	00h
Erase Type 4 Erase Instruction		53h	31:24	FFh	FFh





Description	Comment	Add (h) (Byte)	DW Add (Bit)	Data (h/b) (Note1)	Data (h)
Multiplier from typical erase time to maximum erase time	Multiplier value: 0h~Fh (0~15) Max. time = 2 * (Multiplier + 1) * Typical Time	54h	03:00	0111b	87h
	Count value: 00h~1Fh (0~31) Typical Time = (Count + 1) * Units		07:04	1 1000b	
Erase Type 1 Erase Time (Typical)	Units 00: 1ms, 01: 16ms 10b: 128ms, 11b: 1s	55h	10:09	00b	49h
Franctives 2 Franctives	Count value: 00h~1Fh (0~31) Typical Time = (Count + 1) * Units		15:11	0 1001b	
EraseType 2 Erase Time (Typical)	Units 00: 1ms, 01: 16ms 10b: 128ms, 11b: 1s		17:16	01b	
Erase Type 3 Erase Time	Count value: 00h~1Fh (0~31) Typical Time = (Count + 1) * Units	56h	22:18	0 1111b	BDh
(Typical)	Units 00: 1 ms, 01: 16 ms 10b: 128ms, 11b: 1s		24:23	01b	
Erase Type 4 Erase Time	Count value: 00h~1Fh (0~31) Typical Time = (Count + 1) * Units	57h	29:25	0 0000b	00h
(Typical)	Units 00: 1ms, 01: 16ms 10b: 128 ms, 11b: 1 s		31:30	00b	
Multiplier from typical time to max time for Page or byte program	Multiplier value: 0h~Fh (0~15) Max. time = 2 * (Multiplier + 1) *Typical Time	58h	03:00	0100b	84h
Page Program Size	Page size = 2^N bytes 2^8 = 256 bytes, 8h = 1000b		07:04	1000h	
Page Program Time	Count value: 00h~1Fh (0~31) Typical Time = (Count + 1) * Units		12:08	1 0010b	
(Typical)	Units 0: 8us, 1: 64us	59h	13	0b	D2h
Byte Program Time, First Byte	Count value: 0h~Fh (0~15) Typical Time = (Count + 1) * Units		15:14	0011b	
(Typical)	Units 0: 1us, 1: 8us		17:16 18	1b	
Byte Program Time, Additional Byte	Count value: 0h~Fh (0~15) Typical Time = (Count + 1) * Units	5Ah	22:19	0000b	04h
(Typical)	Units 0: 1us, 1: 8us		23	0b	





Description	Comment	Add (h) (Byte)	DW Add (Bit)	Data (h/b) (Note1)	Data (h)
	Count value: 00h~1Fh (0~31)		27:24	0 0010b	E2h
Chip Erase Time (Typical)	Typical Time = (Count + 1) * Units Units 00: 16ms, 01: 256ms 10: 4s, 11: 64s	5Bh	30:29	11b	
Reserved	Reserved: 1b		31	1b	
Prohibited Operations During Program Suspend	 xxx0b: May not initiate a new erase anywhere xx0xb: May not initiate a new page program anywhere x1xxb: May not initiate a read in the program suspended page size 1xxxb: The erase and program restrictions in bits 1:0 are sufficient 		03:00	0100b	
Prohibited Operations During Erase Suspend	 xxx0b: May not initiate a new erase anywhere xx1xb: May not initiate a page program in the erase suspended sector size xx0xb: May not initiate a page program anywhere x1xxb: May not initiate a read in the erase suspended sector size 1xxxb: The erase and program restrictions in bits 5:4 are sufficient 	5Ch	07:04	0100b	44h
Reserved	Reserved: 1b		08	1b	
Program Resume to Suspend Interval (Typical)	Count value: 0h~Fh (0~15) Typical Time = (Count + 1) * 64us	5Dh	12:09	0001b	03h
	Count value: 00h~1Fh (0~31)		15:13	1 1000b	
Program Suspend Latency (Max.) Erase Resume to Suspend	Maximum Time = (Count + 1) * Units Units 00: 128ns, 01: 1us 10: 8us, 11: 64us Count value: 0h~Fh (0~15)	5Eh	17:16 19:18 23:20	01b 0110b	67h
Interval (Typical)	Typical Time = (Count + 1) * 64us		23.20	01100	
Erase Suspend Latency (Max.)	Count value: 00h~1Fh (0~31) Maximum Time = (Count + 1) * Units Units 00: 128ns, 01: 1us 10: 8us, 11: 64us	5Fh	28:24	1 1000b 01b	38h
			31	0b	
Suspend / Resume supported	()= Support 1= Not supported				
Suspend / Resume supported	0= Support 1= Not supported	60h			30h
Program Resume Instruction	Instruction to Resume a Program	60h	07:00	30h	30h
		60h 61h 62h			30h B0h 30h





Description	Comment	Add (h) (Byte)	DW Add (Bit)	Data (h/b) (Note1)	Data (h)
Reserved	Reserved: 11b		01:00	11b	
Status Register Polling Device Busy	Bit 2: Read WIP bit [0] by 05h Read instruction Bit 3: Read bit 7 of Status Register by 70h Read instruction (0=not supported 1=support) Bit 07:04, Reserved: 1111b	64h	07:02	11 1101b	F7h
	Count value: 00h~1Fh (0~31) Maximum Time = (Count + 1) * Units		12:08	1 1101b	BDh
(RDP) Delay (Max.)	Units 00: 128ns, 01: 1us 10: 8us, 11: 64us	65h	14:13	01b	
Release from Deep Power-down	Instruction to Exit Deep Power Down		15	1111 1111b	
(RDP) Instruction	◆ FFh: Don't need command	66h	22:16	(FFh)	FFh
Enter Deep Power Down	Instruction to Enter Deep Power	0011	23	1011 1001b	
Instruction	Down	67h	30:24	(B9h)	5Ch
Deep Power Down Supported	0: Supported 1: Not supported	1 0, 11	31	0b	3011
4-4-4 Mode Disable Sequences	Methods to exit 4-4-4 mode ◆ xx1xb: issue F5h instruction	68h	03:00	1010b	4Ah
4 4 4 Mada Enabla Caguanasa	Methods to enter 4-4-4 mode		07:04	0.04006	
4-4-4 Mode Enable Sequences	• x x1xxb: issue instruction 35h		80	0 0100b	
0-4-4 Mode Supported	Performance Enhance Mode, Continuous Read, Execute in Place 0: Not supported 1: Supported		09	1b	
0-4-4 Mode Exit Method	 xx_xxx1b: Mode Bits[7:0] = 00h will terminate this mode at the end of the current read operation. xx_xx1xb: If 3-Byte address active, input Fh on DQ0-DQ3 for 8 clocks. If 4-Byte address active, input Fh on DQ0-DQ3 for 10 clocks. xx_x1xxb: Reserved xx_1xxxb: Input Fh (mode bit reset) on DQ0-DQ3 for 8 clocks. x1_xxxxb: Mode Bit[7:0]≠Axh 1x_xxxxb: Reserved xxxx1b: Mode Bits[7:0] = A5h Note: 	69h	15:10	10 0111b	9Eh
0-4-4 Mode Entry Method	QE must be set prior to using this mode * x1xxb: Mode Bit[7:0]=Axh * 1xxxb: Reserved		19:16	1001h	
Quad Enable (QE) bit Requirements	 000b: No QE bit. Detects 1-1-4/1-4-4 reads based on instruction 010b: QE is bit 6 of Status Register. where 1=Quad Enable or 0=not Quad Enable 111b: Not Supported 	6Ah	22:20	010b	29h
HOLD and RESET Disable by bit 4 of Ext. Configuration Register	0: Not supported		23	0b	





Description	Comment	Add (h) (Byte)	DW Add (Bit)	Data (h/b) (Note1)	Data (h)
Reserved		6Bh	31:24	FFh	FFh
Volatile or Non-Volatile Register and Write Enable Instruction for Status Register 1	★ xxx_xxx1b: Non-Volatile Status Register 1, powers-up to last written value, use instruction 06h to enable write ★x1x_xxxxb: Reserved 1xx_xxxxb: Reserved	6Ch	06:00	111 0000b	F0h
Reserved			07	1b	
Soft Reset and Rescue Sequence Support	Return the device to its default power-on state * x1_xxxxb: issue reset enable instruction 66h, then issue reset instruction 99h.	6Dh	13:08	01 0000b	50h
	xx_xxxx_xxx1b: issue instruction E0b to exit 4 Byte address		15:14	01b	
Exit 4-Byte Addressing	E9h to exit 4-Byte address mode (write enable instruction 06h is not required) • xx_xxxx_x1xxb: 8-bit volatile extended address register used to define A[31:A24] bits. Read with instruction C8h. Write instruction is C5h, data length is 1 byte. Return to lowest memory segment by setting A[31:24] to 00h and use 3-Byte addressing. • xx_xx1x_xxxxb: Hardware reset exa_x1xx_xxxxb: Software reset (see bits 13:8 in this DWORD) • xx_1xxx_xxxxb: Power cycle • x1_xxxx_xxxxb: Reserved • 1x xxxx xxxxxb: Reserved	6Eh	23:16	1111 1001b	F9h





Description	Comment	Add (h) (Byte)	DW Add (Bit)	Data (h/b) (Note1)	Data (h)
Enter 4-Byte Addressing	*xxxx_xxx1b: issue instruction	6Fh	31:24	1000 0101b	85h





Table 20. Parameter Table (1): 4-Byte Instruction Tables SFDP Table below is for MX66L2G45GXRI00

Description	Comment	Add (h) (Byte)	DW Add (Bit)	Data (h/b) (Note1)	Data (h)
Support for (1-1-1) READ Command, Instruction=13h	0=not supported 1=supported		00	1b	7Fh
Support for (1-1-1) FAST_READ Command, Instruction=0Ch	0=not supported 1=supported		01	1b	
Support for (1-1-2) FAST_READ Command, Instruction=3Ch	0=not supported 1=supported		02	1b	
Support for (1-2-2) FAST_READ Command, Instruction=BCh	0=not supported 1=supported	C0h	03	1b	
Support for (1-1-4) FAST_READ Command, Instruction=6Ch	0=not supported 1=supported	0011	04	1b	
Support for (1-4-4) FAST_READ Command, Instruction=ECh	0=not supported 1=supported		05	1b	
Support for (1-1-1) Page Program Command, Instruction=12h	0=not supported 1=supported		06	1b	
Support for (1-1-4) Page Program Command, Instruction=34h	0=not supported 1=supported		07	0b	
Support for (1-4-4) Page Program Command, Instruction=3Eh	0=not supported 1=supported	C1h	08	1b	8Fh
Support for Erase Command – Type 1 size, Instruction lookup in next Dword	0=not supported 1=supported		09	1b	
Support for Erase Command – Type 2 size, Instruction lookup in next Dword	0=not supported 1=supported		10	1b	
Support for Erase Command – Type 3 size, Instruction lookup in next Dword	0=not supported 1=supported		11	1b	
Support for Erase Command – Type 4 size, Instruction lookup in next Dword	0=not supported 1=supported		12	0b	
Support for (1-1-1) DTR_Read Command, Instruction=0Eh	0=not supported 1=supported		13	0b	
Support for (1-2-2) DTR_Read Command, Instruction=BEh	0=not supported 1=supported		14	0b	
Support for (1-4-4) DTR_Read Command, Instruction=EEh	0=not supported 1=supported		15	1b	





Description	Comment	Add (h) (Byte)	DW Add (Bit)	Data (h/b) (Note1)	Data (h)
Support for volatile individual sector lock Read command, Instruction=E0h	0=not supported 1=supported		16	1b	
Support for volatile individual sector lock Write command, Instruction=E1h	0=not supported 1=supported		17	1b	
Support for non-volatile individual sector lock read command, Instruction=E2h	0=not supported 1=supported	C2h	18	1b	FFh
Support for non-volatile individual sector lock write command, Instruction=E3h	0=not supported 1=supported		19	1b	
Reserved	Reserved		23:20	1111b	
Reserved	Reserved	C3h	31:24	FFh	FFh
Instruction for Erase Type 1	FFh=not supported	C4h	07:00	21h	21h
Instruction for Erase Type 2	FFh=not supported	C5h	15:08	5Ch	5Ch
Instruction for Erase Type 3	FFh=not supported	C6h	23:16	DCh	DCh
Instruction for Erase Type 4	FFh=not supported	C7h	31:24	FFh	FFh





Table 21. Parameter Table (2): Macronix Flash Parameter Tables SFDP Table below is for MX66L2G45GXRI00

Description	Comment	Add (h) (Byte)	DW Add (Bit)	Data (h/b) (Note1)	Data (h)
Vcc Supply Maximum Voltage	2000h=2.000V 2700h=2.700V 3600h=3.600V	111h:110h	07:00 15:08	00h 36h	00h 36h
Vcc Supply Minimum Voltage	1650h=1.650V, 1750h=1.750V 2250h=2.250V, 2300h=2.300V 2350h=2.350V, 2650h=2.650V 2700h=2.700V	113h: 112h	23:16 31:24	00h 27h	00h 27h
H/W Reset# pin	0=not supported 1=supported		00	1b	
H/W Hold# pin	0=not supported 1=supported		01	0b	
Deep Power Down Mode	0=not supported 1=supported		02	1b	
S/W Reset	0=not supported 1=supported		03	1b	
S/W Reset Instruction	Reset Enable (66h) should be issued before Reset Instruction	115h: 114h	11:04	1001 1001b (99h)	F99Dh
Program Suspend/Resume	0=not supported 1=supported		12	1b	
Erase Suspend/Resume	0=not supported 1=supported		13	1b	
Unused			14	1b	
Wrap-Around Read mode	0=not supported 1=supported		15	1b	
Wrap-Around Read mode Instruction		116h	23:16	C0h	C0h
Wrap-Around Read data length	08h:support 8B wrap-around read 16h:8B&16B 32h:8B&16B&32B 64h:8B&16B&32B&64B	117h	31:24	64h	64h
Individual block lock	0=not supported 1=supported		00	1b	CB85h
Individual block lock bit (Volatile/Nonvolatile)	0=Volatile 1=Nonvolatile		01	0b	
Individual block lock Instruction		11Bh: 118h	09:02	1110 0001b (E1h)	
Individual block lock Volatile protect bit default protect status	0=protect 1=unprotect		10	0b	
Secured OTP	0=not supported 1=supported		11	1b	
Read Lock	0=not supported 1=supported		12	0b	
Permanent Lock	0=not supported 1=supported		13	0b	
Unused			15:14	11b	
Unused			31:16	FFh	FFh
Unused		11Fh: 11Ch	31:00	FFh	FFh



MX66L2G45G

- Note 1: h/b is hexadecimal or binary.
- Note 2: **(x-y-z)** means I/O mode nomenclature used to indicate the number of active pins used for the opcode (x), address (y), and data (z). At the present time, the only valid Read SFDP instruction modes are: (1-1-1), (2-2-2), and (4-4-4)
- Note 3: Wait States is required dummy clock cycles after the address bits or optional mode bits.
- Note 4: **Mode Bits** is optional control bits that follow the address bits. These bits are driven by the system controller if they are specified. (eg,read performance enhance toggling bits)
- Note 5: 4KB=2^0Ch,32KB=2^0Fh,64KB=2^10h
- Note 6: All unused and undefined area data is blank FFh for SFDP Tables that are defined in Parameter Identification Header. All other areas beyond defined SFDP Table are reserved by Macronix.



12. RESET

Driving the RESET# pin low for a period of tRLRH or longer will reset the device. After reset cycle, the device is at the following states:

- Standby mode
- All the volatile bits such as WEL/WIP/SRAM lock bit will return to the default status as power on.
- 3-byte address mode

If the device is under programming or erasing, driving the RESET# pin low will also terminate the operation and data could be lost. During the resetting cycle, the SO data becomes high impedance and the current will be reduced to minimum.

Figure 101. RESET Timing




Table 22. Reset Timing-(Power On)

Symbol	Parameter	Min.	Тур.	Max.	Unit
tRHSL	Reset# high before CS# low	10			us
tRS	Reset# setup time	15			ns
tRH	Reset# hold time	15			ns
tRLRH	Reset# low pulse width	10			us
tREADY1	Reset Recovery time	35			us

Table 23. Reset Timing-(Other Operation)

Symbol	Parameter	Min.	Тур.	Max.	Unit
tRHSL	Reset# high before CS# low	10			us
tRS	Reset# setup time	15			ns
tRH	Reset# hold time	15			ns
tRLRH	Reset# low pulse width	10			us
	Reset Recovery time (During instruction decoding)	40			us
	Reset Recovery time (for read operation)	40			us
	Reset Recovery time (for program operation)	310			us
tREADY2	Reset Recovery time(for SE4KB operation)	12			ms
	Reset Recovery time (for BE64K/BE32KB operation)	25			ms
	Reset Recovery time (for Chip Erase operation)	1000		·	ms
	Reset Recovery time (for WRSR operation)	40			ms



13. POWER-ON STATE

The device is at below states when power-up:

- Standby mode (please note it is not deep power-down mode)
- Write Enable Latch (WEL) bit is reset

The device must not be selected during power-up and power-down stage unless the VCC achieves below correct level:

- VCC minimum at power-up stage and then after a delay of tVSL
- GND at power-down

Please note that a pull-up resistor on CS# may ensure a safe and proper power-up/down level.

An internal power-on reset (POR) circuit may protect the device from data corruption and inadvertent data change during power up state. When VCC is lower than VWI (POR threshold voltage value), the internal logic is reset and the flash device has no response to any command.

For further protection on the device, if the VCC does not reach the VCC minimum level, the correct operation is not guaranteed. The write, erase, and program command should be sent after the below time delay:

- tVSL after VCC reached VCC minimum level

The device can accept read command after VCC reached VCC minimum and a time delay of tVSL. Please refer to the "power-up timing".

Note:

- To stabilize the VCC level, the VCC rail decoupled by a suitable capacitor close to package pins is recommended. (generally around 0.1uF)
- At power-down stage, the VCC drops below VWI level, all operations are disable and device has no response to any command. The data corruption might occur during the stage while a write, program, erase cycle is in progress.



14. ELECTRICAL SPECIFICATIONS

Table 24. ABSOLUTE MAXIMUM RATINGS

Rating		Value
Ambient Operating Temperature	-40°C to 85°C	
Storage Temperature	-65°C to 150°C	
Applied Input Voltage		-0.5V to VCC+0.5V
Applied Output Voltage	-0.5V to VCC+0.5V	
VCC to Ground Potential		-0.5V to 4.0V

NOTICE:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is stress rating only and functional operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability.
- 2. Specifications contained within the following tables are subject to change.
- 3. During voltage transitions, all pins may overshoot to VCC+2.0V or -2.0V for period up to 20ns.

Figure 102. Maximum Negative Overshoot Waveform




Figure 103. Maximum Positive Overshoot Waveform




Table 25. CAPACITANCE TA = 25°C, f = 1.0 MHz

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
CIN	Input Capacitance			32	pF	VIN = 0V
COUT	Output Capacitance			45	pF	VOUT = 0V





Figure 104. INPUT TEST WAVEFORMS AND MEASUREMENT LEVEL




Figure 105. OUTPUT LOADING




Figure 106. SCLK TIMING DEFINITION








Table 26. DC CHARACTERISTICS

Temperature = -40°C to 85°C, VCC = 2.7V-3.6V

Symbol	Parameter	Notes	Min.	Тур.	Max.	Units	Test Conditions					
ILI	Input Load Current	1			±4	uA	VCC = VCC Max, VIN = VCC or GND					
ILO	Output Leakage Current	1			±4	uA	VCC = VCC Max, VOUT = VCC or GND					
ISB1	VCC Standby Current	1		140	600	uA	VIN = VCC or GND, CS# = VCC					
ISB2	Deep Power-down Current			100	250	uA	VIN = VCC or GND, CS# = VCC					
				90	125	mA	f=83MHz, (DTR 4 x I/O read) SCLK=0.1VCC/0.9VCC, SO=Open					
1004	VCC Read			88	120	mA	f=133MHz, (4 x I/O read) SCLK=0.1VCC/0.9VCC, SO=Open					
ICC1	1 (Note 3)	(Note 3)	(Note 3)	1		72	100	mA	f=104MHz, (4 x I/O read) SCLK=0.1VCC/0.9VCC, SO=Open			
									52	64	mA	f=84MHz, (1x I/O & 2 x I/O read) SCLK=0.1VCC/0.9VCC, SO=Open
ICC2	VCC Program Current (PP)	1		35	45	mA	Program in Progress, CS# = VCC					
ICC3	VCC Write Status Register (WRSR) Current			60	100	mA	Program status register in progress, CS#=VCC					
ICC4	VCC Sector Erase Current (SE)	1		35	45	mA	Erase in Progress, CS#=VCC					
ICC4	VCC Block (32K, 64K) Erase Current (BE32K/BE)	1		35	45	mA	Erase in Progress, CS#=VCC					
ICC5	VCC Chip Erase Current (CE)	1		80	130	mA	Erase in Progress, CS#=VCC					
VIL	Input Low Voltage		-0.4		0.8	V						
VIH	Input High Voltage		0.7VCC		VCC+0.4	V						
VOL	Output Low Voltage				0.2	V	IOL = 100uA					
VOH	Output High Voltage		VCC-0.2			V	IOH = -100uA					

Notes

- 1. Typical values at VCC = 3.3V, T = 25°C. These currents are valid for all product versions (package and speeds).
- 2. Typical value is calculated by simulation.
- 3. Pattern = Blank



Table 27. AC CHARACTERISTICS

Temperature = -40°C to 85°C, VCC = 2.7V-3.6V

Temperatur Symbol		Parameter Min				Тур.	Max.	Unit
fSCLK		Clock Frequency for all commands(except Read Operation)			D.C.	<i>J</i> 1	133	MHz
fRSCLK	fR	Clock Frequency for READ in		у противот у			66	MHz
		Clock Frequency for FAST RE), 2READ,	Please ref	er to "Dumm		
fTSCLK		QREAD, 4READ, 4DTRD	,	,		uency Table		MHz
			Others (fCC	LIZ)	45% x (1/			
tCH ⁽¹⁾	tCLH	Clock High Time	Others (fSC	LK)	fSCLK)			ns
			Normal Rea	d (fRSCLK)	7			ns
			Others (fSC	IK)	45% x (1/			ns
tCL ⁽¹⁾	tCLL	Clock Low Time	,		fSCLK)			113
_			Normal Rea	d (fRSCLK)	7			ns
tCLCH ⁽⁷⁾		Clock Rise Time (peak to pea			0.1			V/ns
tCHCL ⁽⁷⁾		Clock Fall Time (peak to peak	<u> </u>		0.1			V/ns
tSLCH	tCSS	CS# Active Setup Time (relati	ve to SCLK)		4.5			ns
tCHSL		CS# Not Active Hold Time (re	lative to SCL	K)	4			ns
tDVCH	tDSU	Data In Setup Time			2			ns
tCHDX	tDH	Data In Hold Time			2			ns
tCHSH		CS# Active Hold Time (relative	e to SCLK)		3			ns
tSHCH		CS# Not Active Setup Time (r	elative to SC	LK)	3			ns
			From Read	to next Read	7			ns
tSHSL	tCSH	CS# Deselect Time	ect Time From Write/Erase/Program to Read Status Register		20			
					30			ns
tSHQZ ⁽⁷⁾	tDIS	Output Disable Time					8	ns
				Loading: 30pF			7.5	ns
tCLQV	tV	Clock Low to Output Valid	24 BGA	Loading: 15pF			7.5	ns
				Loading: 10pF			7.5	ns
tCLQX	tHO	Output Hold Time			1			ns
tWHSL ⁽³⁾		Write Protect Setup Time			20			ns
tSHWL ⁽³⁾		Write Protect Hold Time			100			ns
tDP ⁽⁷⁾		CS# High to Deep Power-dow	vn Mode				10	us
tRES1 ⁽⁷⁾		CS# High to Standby Mode Read	without Ele	ctronic Signature			30	us
tCRDP ⁽⁷⁾		CS# Toggling Time before Re	lease from D	eep Power-			20	no
ICKDP		Down Mode					20	ns
tW		Write Status/Configuration Re	gister Cycle	Time			40	ms
tBP		Byte-Program				25	60	us
tWREAW		Write Extended Address Regi	ster			40		ns
tPP		Page Program Cycle Time				0.15	1.5	ms
(E)						0.016 +		
tPP ⁽⁵⁾		Page Program Cycle Time (n	bytes)			0.009*	1.5	ms
				(n/16) ⁽⁶⁾				
tSE		Sector Erase Cycle Time			25	400	ms	
tBE32		Block Erase (32KB) Cycle Time			150	1000	ms	
tBE		Block Erase (64KB) Cycle Tin	Time			250	2000	ms
tCE		Chip Erase Cycle Time				150	300	S
tESL ⁽⁸⁾		Erase Suspend Latency					25	us
tPSL ⁽⁸⁾		Program Suspend Latency					25	us
tPRS ⁽⁹⁾		Latency between Program Re			0.3	100		us
tERS ⁽¹⁰⁾		Latency between Erase Resu	me and next	Suspend	0.3	400		us



Notes:

- 1. tCH + tCL must be greater than or equal to 1/ Frequency.
- 2. Typical values given for TA=25°C. Not 100% tested.
- 3. Only applicable as a constraint for a WRSR instruction when SRWD is set at 1.
- 4. Test condition is shown as Figure 104 and Figure 105.
- 5. While programming consecutive bytes, Page Program instruction provides optimized timings by selecting to program the whole 256 bytes.
- 6. "n"=how many bytes to program(n>2). The number of (n/16) will be round up to next integer.
- 7. The value guaranteed by characterization, not 100% tested in production.
- 8. Latency time is required to complete Erase/Program Suspend operation until WIP bit is "0".
- 9. For tPRS, minimum timing must be observed before issuing the next program suspend command. However, a period equal to or longer than the typical timing is required in order for the program operation to make progress.
- 10. For tERS, minimum timing must be observed before issuing the next erase suspend command. However, a period equal to or longer than the typical timing is required in order for the erase operation to make progress.




15. OPERATING CONDITIONS

At Device Power-Up and Power-Down

AC timing illustrated in *Figure 107* and *Figure 108* are for the supply voltages and the control signals at device power-up and power-down. If the timing in the figures is ignored, the device will not operate correctly.

During power-up and power-down, CS# needs to follow the voltage applied on VCC to keep the device not to be selected. The CS# can be driven low when VCC reach Vcc(min.) and wait a period of tVSL.

Figure 107. AC Timing at Device Power-Up



Symbol	Parameter	Notes	Min.	Max.	Unit
tVR	VCC Rise Time	1		500000	us/V

Notes:

- 1. Sampled, not 100% tested.
- 2. For AC spec tCHSL, tSLCH, tDVCH, tCHDX, tSHSL, tCHSH, tSHCH, tCHCL, tCLCH in the figure, please refer to *Table 27.* AC CHARACTERISTICS.



Figure 108. Power-Down Sequence

During power-down, CS# needs to follow the voltage drop on VCC to avoid mis-operation.




Figure 109. Power-up Timing






Figure 110. Power Up/Down and Voltage Drop

When powering down the device, VCC must drop below V_{PWD} for at least tPWD to ensure the device will initialize correctly during power up. Please refer to "Figure 110. Power Up/Down and Voltage Drop" and "Table 28. Power-Up/Down Voltage and Timing" below for more details.




Table 28. Power-Up/Down Voltage and Timing

Symbol	Parameter	Min.	Max.	Unit
V_{PWD}	VCC voltage needed to below $V_{\mbox{\tiny PWD}}$ for ensuring initialization will occur		0.9	V
V_keep	Voltage that a re-initialization is necessary if VDD drop below to VKEEP	2.4		V
tPWD	The minimum duration for ensuring initialization will occur	300		us
tVSL	VCC(min.) to device operation	1.5		ms
VCC	VCC Power Supply	2.7	3.6	V
VWI	Write Inhibit Voltage	2.0	2.3	V

15-1. INITIAL DELIVERY STATE

The device is delivered with the memory array erased: all bits are set to 1 (each byte contains FFh). The Status Register contains 00h (all Status Register bits are 0).



16. ERASE AND PROGRAMMING PERFORMANCE

Parameter	Min.	Typ. ⁽¹⁾	Max. (2)	Unit
Write Status Register Cycle Time			40	ms
Sector Erase Cycle Time (4KB)		25	400	ms
Block Erase Cycle Time (32KB)		150	1000	ms
Block Erase Cycle Time (64KB)		250	2000	ms
Chip Erase Cycle Time		150	300	S
Byte Program Time (via page program command)		25	60	us
Page Program Time		0.15	1.5	ms
Erase/Program Cycle		100,000		cycles

Notice:

- 1. Typical program and erase time assumes the following conditions: 25°C, 3.3V, and checkerboard pattern.
- 2. Under worst conditions of 2.7V and the temperature of the worst case.
- 3. System-level overhead is the time required to execute the first-bus-cycle sequence for the programming command.

17. DATA RETENTION

Parameter	Condition	Min.	Max.	Unit
Data retention	55°C	20		years

18. LATCH-UP CHARACTERISTICS

	Min.	Max.
Input Voltage with respect to GND on all power pins		1.5 VCCmax
Input current with respect to GND on all non-power pins	-100mA	+100mA
Test conditions are compliant to JEDEC JDESD78 standard		




19. ORDERING INFORMATION

Please contact Macronix regional sales for the latest product selection and available form factors.

PART NO.	TEMPERATURE	PACKAGE	Remark
MX66L2G45GXRI00	-40°C to 85°C	24-Ball BGA (5x5 ball array)	



20. PART NAME DESCRIPTION



BOTTOM VIEW



21. PACKAGE INFORMATION

21-1. 24-Ball BGA (5x5 ball array)

Doc. Title: Package Outline for CSP 24BALL (6x8x1.3MM, BALL PITCH 1.0MM, BALL DIAMETER 0.4MM, 5x5 BALL ARRAY)

TOP VIEW

(A1) CORNER (24X) Ø b (A1) CORNER 1 2 3 5 5 3 2 1 Α \bigcirc \bigcirc Α е В \bigcirc В 0 0 \mathbb{C} C E1 Ε \mathbb{D} \mathbb{D} \bigcirc \bigcirc \bigcirc Ε Ε \bigcirc \oplus D е D1 A2 A1 A -C-**SEATING PLANE** C 0.08

Dimensions (inch dimensions are derived from the original mm dimensions)

SYMBOL UNIT		Α	A 1	A2	b	D	D1	E	E1	е
mm	Min.		0.25	0.75	0.35	5.90		7.90		
	Nom.		0.30		0.40	6.00	4.00	8.00	4.00	1.00
	Max.	1.30	0.35		0.45	6.10		8.10		
	Min.		0.010	0.030	0.014	0.232		0.311		
Inch	Nom.		0.012		0.016	0.236	0.157	0.315	0.157	0.039
	Max.	0.051	0.014		0.018	0.240		0.319		



22. REVISION H	ISTORY	
Revision	Descriptions	Page
June 28, 2016		
0.00	1. Initial Release.	All
June 29, 2018		
1.0	Added "Macronix Proprietary" footnote.	All
	2. Removed "ADVANCED INFORMATION" to align with product status.	All
	3. Updated the note for the internal pull up status of RESET# and WP#/SIO2 pins.	P7
	4. Content correction for EBh command.	P20
	Revised the defaulted Output Driver Strength descriptions.	P26
	6. EN4B command description modification.	P43
	7. Modified the descriptions of "10-22. Burst Read".	P67
	8. Modified "10-28. Page Program (PP)" descriptions.	P75
	9. Modified the descriptions of "10-30. Deep Power-down (DP)".	P78
	10. Revised the descriptions of "Table 13. Lock Register".	P83
	11. Added "Figure 106. SCLK TIMING DEFINITION".	P112
	12. Updated ICC2/ICC3/ICC4/ICC5 values.	P113
	13. Modified tDVCH/tCHDX/tCLQX values.	P114
	14. Revised the fomula and descriptions of Page Program Cycle Time (n bytes)	P114-115
	15. Modified tW Parameter descriptions.	P114
	16. Modified Note descriptions of AC Tables.	P114-115
	17. Updated tVSL values.	P118
	18. Modified the notes of "16. ERASE AND PROGRAMMING PERFORMANCE".	P119
	19. Description modification.	P1, 27, 48, 50, 62-64,
	20. Modified "20. PART NAME DESCRIPTION".	P121
	21. Format modification for package outlines.	P122



Except for customized products which have been expressly identified in the applicable agreement, Macronix's products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only, and not for use in any applications which may, directly or indirectly, cause death, personal injury, or severe property damages. In the event Macronix products are used in contradicted to their target usage above, the buyer shall take any and all actions to ensure said Macronix's product qualified for its actual use in accordance with the applicable laws and regulations; and Macronix as well as it's suppliers and/or distributors shall be released from any and all liability arisen therefrom.

Copyright© Macronix International Co., Ltd. 2016 - 2018. All rights reserved, including the trademarks and tradename thereof, such as Macronix, MXIC, MXIC Logo, MX Logo, Integrated Solutions Provider, Nbit, Macronix NBit, HybridNVM, HybridFlash, HybridXFlash, XtraROM, KH Logo, BE-SONOS, KSMC, Kingtech, MXSMIO, Macronix vEE, Macronix MAP, RichBook, Rich TV, OctaRAM, OctaBus, OctaFlash, and FitCAM. The names and brands of third party referred thereto (if any) are for identification purposes only.

For the contact and order information, please visit Macronix's Web site at: http://www.macronix.com

MACRONIX INTERNATIONAL CO., LTD. reserves the right to change product and specifications without notice.