3V 16M-BIT SERIAL NOR FLASH WITH DUAL AND QUAD SPI

1



Contents

FEATURES	
GENERAL DESCRIPTION	4
1. ORDERING INFORMATION	6
2. BLOCK DIAGRAM	
3. CONNECTION DIAGRAMS	
4. SIGNAL DESCRIPTIONS	
4.1. Serial Data Input (DI) / IO0	
4.2. Serial Data Output (DO) / IO1	
4.3. Serial Clock (CLK)	
4.4. Chip Select (CS#)	
4.5. Write Protect (WP#) / IO2	
4.6. HOLD (HOLD#) / IO3	
4.7. RESET (RESET#) / IO3	
5. MEMORY ORGANIZATION	
5.1. Flash Memory Array	
5.2. Security Registers	
5.2.1 Security Register 0	
5.2.2 Serial Flash Discoverable Parameters (SFDP) Address Map	
5.2.3 SFDP Header Field Definitions	
5.2.4 JEDEC SFDP Basic SPI Flash Parameter	
6. FUNCTION DESCRIPTION	18
6.1 SPI Operations	18
6.1.1 SPI Modes	18
6.1.2 Dual SPI Modes	18
6.1.3 Quad SPI Modes	18
6.1.4 Hold Function	
6.1.5 Software Reset & Hardware RESET# pin	
6.2. Status Register	
6.2.1 BUSY	
6.2.2 Write Enable Latch (WEL)	
6.2.3 Block Protect Bits (BP2, BP1, BP0)	
6.2.4 Top / Bottom Block Protect (TB)	
6.2.5 Sector / Block Protect (SEC)	
6.2.6 Complement Protect (CMP)	
6.2.7 The Status Register Protect (SRP0)	
6.2.8 Erase / Program Suspend Status (SUS)	
6.2.9 Security Register Lock Bits (LB3, LB2, LB1)	23
6.2.10 Quad Enable (QE)	23
6.2.11 HOLD# or RESET# Pin Function (HRSW)	
6.2.12 Output Driver Strength (DRV1, DRV0)	
6.2.13 High Frequency Mode Enable Bit (HFM)	
6.3. Write Protection	
6.3.1 Write Protect Features	
6.3.2 Block Protection Maps	
6.4. Page Program	28
6.5. Sector Erase, Block Erase and Chip Erase	28
6.6. Polling during a Write, Program or Erase Cycle	28
6.7. Active Power, Stand-by Power and Deep Power-Down Modes	28
7. INSTRUCTIONS	
7.1 Configuration and Status Commands	
7.1.1 Read Status Register (05h/35h/15h)	
7.1.2 Write Enable (06h)	
7.1.3 Write Enable for Volatile Status Register (50h)	
7.1.4 Write Disable (04h)	
7.1.5 Write Status Register (01h/31h/11h)	34
7.2 Program and Erase Commands	
	00



	25
7.2.1 Page Program (PP) (02h)	. 35
7.2.2 Quad Input Page Program (32h)	. 36
7.2.3 Sector Erase (SE) (20h)	. 30
7.2.4 Block Erase (BE) (D8h) and Half Block Erase (52h)	.37
7.2.5 Chip Erase (CE) (C7h or 60h)	. 37
7.2.6 Erase / Program Suspend (75h)	
7.2.7 Erase / Program Resume (7Ah)	
7.3 Read Commands	
7.3.1 Read Data (03h)	
7.3.2 Fast Read (0Bh)	. 39
7.3.3 Fast Read Dual Output (3Bh)	
7.3.4 Fast Read Quad Output (6Bh)	. 40
7.3.5 Fast Read Dual I/O (BBh)	. 40
7.3.6 Fast Read Quad I/O (EBh)	
7.3.7 Word Read Quad I/O (E7h)	. 42
7.3.8 Octal Word Read Quad I/O (E3h)	. 43
7.3.9 Set Burst with Wrap (77h)	. 44
7.4 Reset Commands	
7.4.1 Software Reset Enable (66h)	. 45
7.4.2 Software Reset (99h)	
7.5 ID and Security Commands	
7.5.1 Deep Power-down (DP) (B9h)	
7.5.2 Release Power-down / Device ID (ABh)	
7.5.3 Read Manufacturer / Device ID (90h)	
7.5.4 Read Identification (RDID) (9Fh)	
7.5.5 Read SFDP Register (5Ah)	
7.5.6 Erase Security Registers (44h)	
7.5.7 Program Security Registers (42h)	
7.5.8 Read Security Registers (48h)	
7.5.9 Read Manufacturer / Device ID Dual I/O (92h)	
7.5.10 Read Manufacturer / Device ID Quad I/O (94h)	
7.5.11 Read Unique ID Number (4Bh)	
8. ELECTRICAL CHARACTERISTIC	
8.1. Absolute Maximum Ratings	
8.2. Recommended Operating Ranges	
8.3. DC Characteristics	
8.4. AC Measurement Conditions	
8.5. AC Electrical Characteristics	
9. PACKAGE MECHANICAL	
9.1. SOP 150mil 8L	
9.2. SOP 208mil 8L	
9.3. WSON 5x6 8L	
9.4. USON 4x3 8L	
9.5. USON 2x3 8L	
REVISION LIST	
Important Notice	



FEATURES

- Low power supply operation
 - Single 2.7V-3.6V supply
- 16M bit Serial Flash
 - 16 M-bit/2048K-byte/8,192 pages
 - 256 bytes per programmable page
 - Uniform 4K-byte Sectors, 32K/64K-byte Blocks
- New Family of SpiFlash Memories
 - Standard SPI: CLK, CS#, DI, DO, WP#, HOLD# / RESET#

- Dual SPI: CLK, CS#, DI, DO, WP#, HOLD# / RESET#

- Quad SPI: CLK, CS#, IO0, IO1, IO2, IO3
- Software & Hardware Reset
- Auto-increment Read capability

Temperature Ranges

- Industrial (-40°C to +85°C)

Low power consumption

- 25 mA maximum active current
- 8 uA maximum power down current

■ Efficient "Continuous Read" and Quad Read

- Continuous Read with 8/16/32/64-Byte Wrap
- As few as 8 clocks to address memory
- Quad Peripheral Interface reduces instruction overhead

Flexible Architecture with 4KB sectors

- Sector Erase (4K-bytes)
- Block Erase (32K/64K-bytes)
- Page Program up to 256 bytes
- Minimum 100K erase/program cycles
- More than 20-year data retention

Advanced Security Feature

- Software and Hardware Write-Protect
- Power Supply Lock-Down and OTP
- protection
- Top/Bottom, Complement array protection
- 64-Bit Unique ID for each device
- Discoverable parameters(SFDP) register
- 3X256-Bytes Security Registers with OTP locks
- Volatile & Non-volatile Status Register Bits

High performance program/erase speed

- Page program time: 600us typical
- Sector erase time: 40ms typical
- Block erase time: 200ms typical
- Chip erase time: 8 Seconds typical

Package Options

- SOP 150/208mil 8L
- WSON 5x6 8L
- USON 4x3 8L
- USON 2x3 8L
- All Pb-free packages are RoHS compliant

GENERAL DESCRIPTION

The XM25QE16B of non-volatile flash memory device supports the standard Serial Peripheral Interface (SPI). Traditional SPI single bit serial input and output (Single I/O or SIO) is supported as well as optional two bit (Dual I/O or DIO) and four bit (quad I/O) serial protocols. This multiple width interface is called SPI Multi-I/O or MIO.

The SPI protocols use only 4 to 6 signals:

- Chip Select (CS#)
- Serial Clock (CLK)
- Serial Data
 - IO0 (DI)
 - IO1 (DO)
 - IO2 (WP#)
 - IO3 (HOLD# / RESET#)

The XM25QE16B support the standard Serial Peripheral Interface (SPI), Dual/Quad I/O SPI as well as 2-clocks instruction cycle Quad Peripheral Interface : Serial Clock, Chip Select, Serial Data I/O0 (DI), I/O1




(DO), I/O2 (WP#), and I/O3 (HOLD# / RESET#). SPI clock frequencies of up to 104MHz are supported allowing equivalent clock rates of 208MHz (104MHz x 2) for Dual I/O and 416MHz (104MHz x 4) for Quad I/O when using the Fast Read Dual/Quad I/O. These transfer rates can outperform standard Asynchronous 8 and 16-bit Parallel Flash memories. The Continuous Read Mode allows for efficient memory access with as few as 8-clocks of instruction-overhead to read a 24-bit address, allowing true XIP (execute in place) operation.

A Hold pin, Write Protect pin and programmable write protection, with top or bottom array control, provide further control flexibility. Additionally, the device supports JEDEC standard manufacturer and device ID and SFDP Register, a 64-bit Unique Serial Number and three 256-bytes Security Registers.

The XM25QE16B provides an ideal storage solution for systems with limited space, signal connections, and power. These memories' flexibility and performance is better than ordinary serial flash devices. They are ideal for code shadowing to RAM, executing code directly (XIP), and storing reprogrammable data.



1. ORDERING INFORMATION




The ordering part number is formed by a valid combination of the following:

Figure 1.1 Ordering Information

Notes:

1. This option code is not included on the part marking.

2. BLOCK DIAGRAM



3. CONNECTION DIAGRAMS




Figure 3.1 8-pin SOP (150/208mil)

CS#		8 —	VOC
DO	2	7 —	HOLD# RESETA
WP#	3	6 🗲	CLK
GND	⊐₄	5 C	DI

Figure 3.2 8-Contact 6 x 5 mm WSON/4 x 3 mm USON/2 x 3 mm USON

4. SIGNAL DESCRIPTIONS

Symbol	Pin Name					
CLK	Serial Clock Input					
DI(IO0)	Serial Data Input(Data input output 0) ⁽¹⁾					
DO(IO1)	Serial Data Output(Data input output 1) ⁽¹⁾					
CS#	Chip Enable					
WP#(IO2) ⁽³⁾	Write Protect (Data input output 2) ⁽²⁾					
HOLD# / RESET# ⁽³⁾ (IO3)	Hold or Reset input(Data input output 3) ⁽²⁾					
V _{cc}	Power Supply (2.7-3.6V)					
GND	Ground					

Table 4.1 Pin Descriptions

Notes:

(1) IO0 and IO1 are used for Standard and Dual SPI instructions.

(2) IO0—IO3 are used for QUAD SPI instructions.

(3) WP# and HOLD# / RESET# functions are only available for Standard and Dual SPI.

4.1. Serial Data Input (DI) / IO0

The SPI Serial Data Input (DI) pin is used to transfer data serially into the device. It receives instructions, address and data to be programmed. Data is latched on the rising edge of the Serial Clock (CLK) input pin. The DI pin becomes IO0 - an input and output during Dual and Quad commands for receiving instructions, address, and data to be programmed (values latched on rising edge of serial CLK clock signal) as well as shifting out data (on the falling edge of CLK).

4.2. Serial Data Output (DO) / IO1

The SPI Serial Data Output (DO) pin is used to transfer data serially out of the device. Data is shifted out on the falling edge of the Serial Clock (CLK) input pin. DO becomes IO1 - an input and output during Dual and Quad commands for receiving instructions, addresses, and data to be programmed (values latched on rising edge of serial CLK clock signal) as well as shifting out data (on the falling edge of CLK).

4.3. Serial Clock (CLK)

The SPI Serial Clock Input (CLK) pin provides the timing for serial input and output operations. ("See SPI Mode")

4.4. Chip Select (CS#)

The SPI Chip Select (CS#) pin enables and disables device operation. When CS# is high the device is deselected and the Serial Data Output pins are at high impedance.

When deselected, the devices power consumption will be at standby levels unless an internal erase, program or status register cycle is in progress. When CS# is brought low the device will be selected, power consumption will increase to active levels and instructions can be written to and data read from the device. After power-up, CS# must transition from high to low before a new instruction will be accepted.



4.5. Write Protect (WP#) / IO2

The Write Protect (WP#) pin can be used to prevent the Status Register from being written. Used in conjunction with the Status Register's Block Protect (BP0, BP1 and BP2, TB, SEC, CMP) bits and Status Register Protect (SRP0) bits, a portion or the entire memory array can be hardware protected.

The WP# function is not available when the Quad mode is enabled. The WP# function is replaced by IO2 for input and output during Quad mode for receiving addresses and data to be programmed (values are latched on rising edge of the CLK signal) as well as shifting out data (on the falling edge of CLK).

4.6. HOLD (HOLD#) / IO3

The HOLD# pin allows the device to be paused while it is actively selected. When HRSW bit is '0' (factory default is '0'), the HOLD# pin is enabled. When HOLD# is brought low, while CS# is low, the DO pin will be at high impedance and signals on the DI and CLK pins will be ignored (don't care). When HOLD# is brought high, device operation can resume. The HOLD# function can be useful when multiple devices are sharing the same SPI signals. The HOLD# pin is active low. When the QE bit of Status Register-2 is set for Quad I/O, the HOLD# pin function is not available since this pin is used for IO3.

4.7. RESET (RESET#) / IO3

The RESET# pin allows the device to be reset by the controller. When HRSW bit is '1' (factory default is '0'), the RESET# pin is enabled. Drive RESET# low for a minimum period of ~1us (tRESET*) will interrupt any on-going external/internal operations, regardless the status of other SPI signals (CS#, CLK, DI, DO, WP# and/or HOLD#). The Hardware Reset function is only available for standard SPI and Dual SPI operation, when QE=0, the IO3 pin can be configured either as a HOLD# pin or as a RESET# pin depending on Status Register setting, when QE=1, this pin is the Serial Data IO (IO3) for Quad I/O operation.



5. MEMORY ORGANIZATION

5.1. Flash Memory Array

The XM25QE16B memory is organized as:

- 2,097,152bytes
- Uniform Sector Architecture 32 blocks of 64-Kbyte
- 512 sectors of 4-Kbyte
- 8, 192 pages (256 bytes each)

Each page can be individually programmed (bits are programmed from 1 to 0). The device is Sector, Block or Chip Erasable but not Page Erasable.

Block/ Security Register/SFDP	Sector	Addres	s range
Security Register 3	-	003000H	0030FFH
Security Register 2	-	002000H	0020FFH
Security Register 1	-	001000H	0010FFH
Security Register 0 (SFDP)	-	000000H	0000FFH
	511	1FF000H	1FFFFFH
Block 31			
	496	1F0000H	1F0FFFH
	495	1EF000H	1EFFFFH
Block 30			
	480	1E0000H	1E0FFFH
	47	02F000H	02FFFFH
Block 2			
	32	020000H	020FFFH
	31	01F000H	01FFFFH
Block 1			
	16	010000H	010FFFH
	15	00F000H	00FFFFH
Block 0			
	0	000000H	000FFFH

Table 5.1⁽¹⁾ Memory Organization(XM25QE16B)

Notes:

(1) These are condensed tables that use a couple of sectors as references. There are address ranges that are not explicitly listed. All 4-kB sectors have the pattern XXX00h-XXXFFFh.



5.2. Security Registers

The XM25QE16B provides four 256-byte Security Registers. Each register can be used to store information that can be permanently protected by programming One Time Programmable (OTP) lock bits in Status Register-2.

Register 0 is used by XMC to store and protect the Serial Flash Discoverable Parameters (SFDP) information that is also accessed by the Read SFDP command. See Table 5.1.

The three additional Security Registers can be erased, programmed, and protected individually. These registers may be used by system manufacturers to store and permanently protect security or other important information separate from the main memory array.

5.2.1 Security Register 0

Serial Flash Discoverable Parameters (SFDP — JEDEC JESD216B):

This document defines the Serial Flash Discoverable Parameters (SFDP) revision B data structure for XM25QE16B family.

The Read SFDP (RSFDP) command (5Ah) reads information from a separate flash memory address space for device identification, feature, and configuration information, in accord with the JEDEC JESD216B standard for Serial Flash Discoverable Parameters.

The SFDP data structure consists of a header table that identifies the revision of the JESD216 header format that is supported and provides a revision number and pointer for each of the SFDP parameter tables that are provided. The parameter tables follow the SFDP header. However, the parameter tables may be placed in any physical location and order within the SFDP address space. The tables are not necessarily adjacent nor in the same order as their header table entries.

The SFDP header points to the following parameter tables:

Basic Flash

- This is the original SFDP table.

The physical order of the tables in the SFDP address space is: SFDP Header, and Basic Flash. The SFDP address space is programmed by XMC and read-only for the host system.

5.2.2 Serial Flash Discoverable Parameters (SFDP) Address Map

The SFDP address space has a header starting at address zero that identifies the SFDP data structure and provides a pointer to each parameter. One Basic Flash parameter is mandated by the JEDEC JESD216B standard.

Byte Address	Description				
0000h	Location zero within JEDEC JESD216B SFDP space – start of SFDP header				
0010h	Undefined space reserved for future SFDP header				
0030h	Start of SFDP parameter				
	Remainder of SFDP JEDEC parameter followed by undefined space				
006Fh	End of SFDP space				
0070h to 00FFh	Reserved space				

Table 5.2 SED	P Overview Man -	— Security Register 0

5.2.3 SFDP Header Field Definitions

Description	Add (h) (Byte)	DW Add (Bit)	Data	Comment
	00h	07 : 00	53h	
	01h	15 : 08	46h	
SFDP Signature	02h	23 : 16	44h	Fixed: 50444653h
	03h	31 : 24	50h	
SFDP Minor Revision Number	04h	07 : 00	00h	Star from 0x00
SFDP Major Revision Number	05h	15 : 08	01h	Star from 0x01
Number of Parameter Headers (NPH)	06h	23 : 16	01h	This number is 0-based.Therefore,0 indicates 1 parameter header.
Unused	07h	31 : 24	FFh	Reserved
ID Number(JEDEC)	08h	07:00	00h	00h:it indicates a JEDEC specified header.
Parameter Table Minor Revision Number	09h	15 : 08	00h	Star from 0x00
Parameter Table Major Revision Number	0Ah	23 : 16	01h	Star from 0x01
Parameter Table Length (in double word)	0Bh	31 : 24	09h	How many DWORDs in the parameter table
	0Ch	07 : 00	30h	
Parameter Table Pointer (PTP)	0Dh	15 : 08	00h	First address of JEDEC Flash Parameter table
	0Eh	23 : 16	00h	
Unused	0Fh	31 : 24	FFh	
ID number(Manufacturer ID)	10h	07 : 00	20h	It indicates manufacture ID
Parameter Table Minor Revision Number	11h	15 : 08	00h	Start from 00h
Parameter Table Major Revision Number	12h	23 : 16	01h	Start from 01h
Parameter Table Length(in double word)	13h	31 : 24	04h	How many DWORDs in the parameter table
	14h	07 : 00	60h	
Parameter Table Pointer(PTP)	15h 16h	15:08 23:16	00h 00h	First address of VENDOR Flash Parameter table
Unused	17h	31:24	FFh	

Table 5.3 SFDP Header (Sheet 1 of 1)

5.2.4 JEDEC SFDP Basic SPI Flash Parameter

Table 5.4 Basic SPI Flash Parameter, JEDEC Flash Parameter Tables (Sheet 1 of 9)

Description	Add (h) (Byte)	DW Add (Bit)	Data	Comment
Block / Sector Erase sizes		01 : 00	01b	00:Reserved, 01:4KB erase, 10:Reserved, 11:not supported 4KB erase
Write Granularity		02	1b	0:1Byte,1:64Byte or larger
Volatile Status Register Block Protect bits	30h	03	0b	 0: Block Protect bits in device's status register are solely non-volatile or may be programmed either as volatile using the 50h instruction for write enable or non-volatile using the 06h instruction for write enable. 1: Block Protect bits in device's status register are solely volatile.
Write Enable Instruction Select for Writing to Volatile Status Registers		04	0b	0:use 50h instruction 1:use 06h instruction
Unused		07:05	111b	Contains 111b and can never be changed
4KB Erase Instruction	31h	15 : 08	20h	
(1-1-2) Fast Read ⁽¹⁾		16	1b	0 = not supported 1 = supported
Address Bytes Number used in addressing flash array		18 : 17	00b	00:3Byte only, 01:3 or 4Byte 10:4Byte only, 11:Reserved
Double Transfer Rate(DTR) clocking		19	0b	0 = not supported 1 = supported
(1-2-2) Fast Read	32h	20	1b	0 = not supported 1 = supported
(1-4-4) Fast Read	-	21	1b	0 = not supported 1 = supported
(1-1-4) Fast Read		22	1b	0 = not supported 1 = supported
Unused		23	1b	
Unused	33h	31 : 24	FFh	

Table 5.4 Basic SPI Flash Parameter, JEDEC Flash Parameter Tables (Sheet 2 of 9)

Description	Add (h) (Byte)	DW Add (Bit)	Data	Comment
Flash Memory Density	37h : 34h	31 : 00	00FFFFFh	For densities 2 gigabits or less, bit-31 is set to 0b. The field 30:0 defines the size in bits. Example: 00FFFFFh = 16 megabits For densities 4 gigabits and above, bit-31 is set to 1b. The field 30:0 defines 'N' where the density is computed as 2^N bits (N must be >= 32). Example: 80000021h = 2^3 = 8 gigabits



Table 5.4 Basic SPI Flash Parameter, JEDEC Flash Parameter Tables (Sheet 3 of 9)

Description	Add (h) (Byte)	DW Add (Bit)	Data	Comment
(1-4-4)Fast Read number of Wait states ⁽²⁾	206	04 : 00	00100b	00000b:Not supported;00100b:4 00110b:6 01000b:8
(1-4-4)Fast Read number of Mode Clocks ⁽³⁾	- 38h	07 : 05	010b	Mode clocks: 000b:Not supported;010: 2 clocks
(1-4-4)Fast Read instruction	39h	15 : 08	EBh	
(1-1-4)Fast Read Number of Wait states	246	20 : 16	01000b	00000b:Not suppoted;00100b:4 00100b:6; 01000b:8
(1-1-4)Fast Read Number of Mode Clocks	- 3Ah	23 : 21	000b	Mode clocks: 000b:Not supported;010b:2 clocks
(1-1-4)Fast Read Instruction	3Bh	31 : 24	6Bh	

Table 5.4 Basic SPI Flash Parameter, JEDEC Flash Parameter Tables (Sheet 4 of 9)

Description	Add (h) (Byte)	DW Add (Bit)	Data	Comment
(1-1-2)Fast Read Number of Wait states	2 C b	04 : 00	01000b	00000b:Not supported;00100b:4 00110b:6;01000b:8
(1-1-2)Fast Read Number of Mode Clocks	3Ch -	07 : 05	000b	Mode clocks: 000b:Not supported;010:2 clocks
(1-1-2)Fast Read Instruction	3Dh	15 : 08	3Bh	
(1-2-2)Fast Read Number of Wait states		20 : 16	00100b	00000b:Not supported; 00010b:2; 00100b:4;00110b:6;01000b:8
(1-2-2)Fast Read Number of Mode Clocks	3Eh	23 : 21	000b	Mode clocks: 000b:Notsupported;010:2 clocks; 100:4 clocks
(1-2-2)Fast Read Instruction	3Fh	31 : 24	BBh	

Table 5.4 Basic SPI Flash Parameter, JEDEC Flash Parameter Tables (Sheet 5 of 9)

Description	Add (h) (Byte)	DW Add (Bit)	Data	Comment
(2-2-2)Fast Read		00	0b	0 = not supported 1 = supported
Unused	10	03 : 01	111b	
(4-4-4)Fast Read	40h	04	0b	0 = not supported 1 = supported
Unused		07 : 05	111b	
Unused	43h : 41h	31 : 08	FFFFFh	

Table 5.4 Basic SPI Flash Parameter, JEDEC Flash Parameter Tables (Sheet 6 of 9)

Description	Add (h) (Byte)	DW Add (Bit)	Data	Comment
Unused	45h : 44h	15:00	FFh	
(2-2-2)Fast Read Number of Wait states	46h	20 : 16	00000b	00000b:Not supported;00100b:4 00110b:6;01000b:8
(2-2-2) Fast Read Number of Mode Clocks	4011	23 : 21	000b	Mode Clocks: 000b:Not supported;010:2 clocks
(2-2-2)Fast Read Instruction	47h	31 : 24	FFh	



Table 5.4 Basic SPI Flash Parameter, JEDEC Flash Parameter Tables (Sheet 7 of 9)

Description	Add (h) (Byte)	DW Add (Bit)	Data	Comment
Unused	49h : 48h	15:00	FFFFh	
(4-4-4)Fast Read Number of Wait states	4Ah	20 : 16	00000b	00000b:Not supported; 00010b:2;00100b:4 00110b:6;01000b:8
(4-4-4)Fast Read Number of Mode Clocks		23 : 21	000b	Mode Clocks: 000b:Not supported;010:2 clocks
(4-4-4)Fast Read Instruction	4Bh	31 : 24	EBh	

Table 5.4 Basic SPI Flash Parameter, JEDEC Flash Parameter Tables (Sheet 8 of 9)

Description	Add (h) (Byte)	DW Add (Bit)	Data	Comment
Erase Type 1 Size	Exe Type 1 Size 4Ch 07 : 00 0Ch		0Ch	Sector/block size=2 ^N bytes ⁽⁴⁾ 0Ch:4KB;0Fh:32KB;10h:64KB
Erase Type 1 Erase Instruction	4Dh	15:08	20h	
Erase Type 2 Size	4Eh	23 : 16	0Fh	Sector/block size=2 ^N bytes 00h:NA;0Fh:32KB;10h:64KB
Erase Type 2 Erase Instruction	4Fh	31 : 24	52h	

Table 5.4 Basic SPI Flash Parameter, JEDEC Flash Parameter Tables (Sheet 9 of 9)

Description	Add (h) (Byte)	DW Add (Bit)	Data	Comment
Erase Type 3 Size	50h	07 : 00	10h	Sector/block size=2 ^N bytes 00h:NA;0Fh:32KB;10h:64KB
Erase Type 3 Erase Instruction	51h	15 : 08	D8h	
Erase Type 4 Size	52h	23 : 16	00h	Sector/block size=2 ^N bytes 00h:NA;0Fh:32KB;10h:64KB
Erase Type 4 Erase Instruction	53h	31 : 24	FFh	Not support



Table 5.5 Basic SPI Flash Parameter, XMC Flash Parameter Tables

Description	Add (h) (Byte)	DW Add (Bit)	Data	Comment
V	041 001	07:00	00h	2000h=2.000V
Vcc supply maximum voltage	61h:60h	15:08	36h	2700h=2.700V 3600h=3.600V
Vcc supply minimum voltage	63h:62h	23:16	00h	1650h=1.65∨ 1750h=1.75∨ 2250h=2.25∨ _2300h=2.3∨
		31:24	27h	2350h=2.35V 2650h=2.65V 2700h=2.7V
H/W Reset# pin		0		0 = not supported 1 = supported
H/W Hold# pin		1		0 = not supported 1 = supported
Deep Power Down Mode		2		0 = not supported 1 = supported
S/W Reset	65h:64h	3	F99Fh	0 = not supported 1 = supported
S/W Reset Instruction		11:04		Reset Enable(66h)should be issued before Reset instruction
Program suspend/resume		12		0 = not supported 1 = supported
Erase suspend/resume		13		0 = not supported 1 = supported
Unused		14		
Wrap-Around Read mode		15		0 = not supported 1 = supported
Wrap-Around Read mode instruction	66h	23:16	77h	
Wrap-Around Read data length	67h	31:24	64h	08h:support 8B wrap-around read 16h:8B&16B 32h:8B&16B&32B 64h:8B&16B&32B&64B
Individual block lock		0		0 = not supported 1 = supported
Individual block lock bit(Volatile/Nonvolatile)		1		0:Volatile 1:Nonvolatile
Individual block lock Instruction		09:02		
Individual block lock Volatile protect bit default protect status		10		0:Protect 1:Unprotect
Secured OTP	6Bh:68h	11	F800h	0 = not supported 1 = supported
Read Lock		12		0 = not supported 1 = supported
Permanent Lock		13		0 = not supported 1 = supported
Unused		15:14		
Unused		31:16	FFh	
Unused	6Fh:6Ch	31:00	FFh	

Note 1: **(x-y-z)** means I/O mode nomenclature used to indicate the number of active pins used for the instruction (x), address (y), and data (z). At the present time, the only valid Read SFDP instruction modes are: (1-1-1), (2-2-2), and (4-4-4)

Note 2: Wait States is required dummy clock cycles after the address bits or optional mode clocks. Note 3: Mode clocks is optional control bits that follow the address bits. These bits are driven by the system controller if they are specified. (eg,read performance enhance toggling bits)

Note 4: 4KB=2^0Ch,32KB=2^0Fh,64KB=2^10h

Note 5: All unused and undefined area data is blank FFh.

6. FUNCTION DESCRIPTION

6.1 SPI Operations

6.1.1 SPI Modes

The XM25QE16B can be driven by an embedded microcontroller (bus master) in either of the two following clocking modes.

- ◆Mode 0 with Clock Polarity (CPOL) = 0 and, Clock Phase (CPHA) = 0
- ◆ Mode 3 with CPOL = 1 and, CPHA = 1

For these two modes, input data is always latched in on the rising edge of the CLK signal and the output data is always available on the falling edge of the CLK clock signal.

The difference between the two modes is the clock polarity when the bus master is in standby mode and not transferring any data.

◆CLK will stay at logic low state with CPOL = 0, CPHA = 0

CLK will stay at logic high state with CPOL = 1, CPHA = 1




Figure 6.1 SPI Modes

Timing diagrams throughout the rest of the document are generally shown as both mode 0 and 3 by showing CLK as both high and low at the fall of CS#. In some cases a timing diagram may show only mode 0 with CLK low at the fall of CS#. In such case, mode 3 timing simply means clock is high at the fall of CS# so no CLK rising edge set up or hold time to the falling edge of CS# is needed for mode 3.

CLK cycles are measured (counted) from one falling edge of CLK to the next falling edge of CLK. In mode 0 the beginning of the first CLK cycle in a command is measured from the falling edge of CS# to the first falling edge of CLK because CLK is already low at the beginning of a command.

6.1.2 Dual SPI Modes

The XM25QE16B supports Dual SPI Operation when using the Fast Read Dual Output (3Bh) and Fast Dual I/O (BBh) instruction. These features allow data to be transferred from the device at twice the rate possible with the standard SPI. These instructions are ideal for quickly downloading code to RAM upon Power-up (code-shadowing) or for executing non-speed-critical code directly from the SPI bus (XIP). When using Dual SPI commands, the DI and DO pins become bidirectional I/O pins: IO0 and IO1.

6.1.3 Quad SPI Modes

The XM25QE16B supports Quad SPI operation when using the Fast Read Quad Output (6Bh), Fast Read Quad I/O (EBh) instruction, Word Read Quad I/O(E7h), and Octal Word Read Quad I/O(E3h). These instructions allow data to be transferred to or from the device four times the rate of ordinary Serial Flash. The Quad Read instructions offer a significant improvement in continuous and random access transfer rates allowing fast code-shadowing to RAM or execution directly from the SPI bus (XIP). When using Quad SPI



instructions, the DI and DO pins become bidirectional IO0 and IO1, and the WP# and HOLD# / RESET# pins become IO2 and IO3 respectively. Quad SPI instructions require the non-volatile Quad Enable bit (QE) in Status Register-2 to be set.

6.1.4 Hold Function

For Standard SPI and Dual SPI operations, the HOLD# / RESET# (IO3) signal allows the device interface operation to be paused while it is actively selected (when CS# is low). The Hold function may be useful in cases where the SPI data and clock signals are shared with other devices. For example, if the page buffer is only partially written when a priority interrupt requires use of the SPI bus, the Hold function can save the state of the interface and the data in the buffer so programming command can resume where it left off once the bus is available again. The Hold function is only available for standard SPI and Dual SPI operation, not during Quad SPI.

To initiate a Hold condition, the device must be selected with CS# low. A Hold condition will activate on the falling edge of the HOLD# signal if the CLK signal is already low. If the CLK is not already low the Hold condition will activate after the next falling edge of CLK. The Hold condition will terminate on the rising edge of the HOLD# signal if the CLK signal is already low. If the CLK is not already low the Hold condition will terminate after the next falling edge of CLK. The Hold condition, the Hold condition will terminate after the next falling edge of CLK. During a Hold condition, the Serial Data Output, (DO) or IO0 and IO1, are high impedance and Serial Data Input, (DI) or IO0 and IO1, and Serial Clock (CLK) are ignored. The Chip Select (CS#) signal should be kept active (low) for the full duration of the Hold operation to avoid resetting the internal logic state of the device.

6.1.5 Software Reset & Hardware RESET# pin

The XM25QE16B can be reset to the initial power-on state by a software Reset sequence, either in SPI mode. This sequence must include two consecutive commands: Enable Reset (66h) & Reset (99h). If the command sequence is successfully accepted, the device will take approximately 10us (t_{RST}) to reset. No command will be accepted during the reset period.

XM25QE16B can also be configured to utilize a hardware RESET# pin. The HRSW bit in the Status Register-3 is the configuration bit for HOLD# pin function or RESET# pin function. When HRSW=0 (factory default), the pin acts as a HOLD# pin as described above; when HRSW =1, the pin acts as a RESET# pin. Drive the RESET# pin low for a minimum period of ~1us (t_{RESET}^*) will reset the device to its initial power-on state. Any on-going Program/Erase operation will be interrupted and data corruption may happen. While RESET# is low, the device will not accept any command input.

If QE bit is set to 1, the HOLD# or RESET# function will be disabled, the pin will become one of the four data I/O pins.

Hardware RESET# pin has the highest priority among all the input signals. Drive RESET# low for a minimum period of ~1us (t_{RESET}*) will interrupt any on-going external/internal operations, regardless the status of other SPI signals (CS#, CLK, DI, DO, WP# and/or HOLD#).

Note:

1. While a faster RESET# pulse (as short as a few hundred nanoseconds) will often reset the device, a 1us minimum is recommended to ensure reliable operation.

6.2. Status Register

The Read and Write Status Registers commands can be used to provide status and control of the flash memory device.

Status Register-1 (SR1) and Status Register-2 (SR2) can be used to provide status on the availability of the flash memory array, whether the device is write enabled or disabled, the state of write protection, Quad SPI setting, Security Register lock status, and Erase / Program Suspend status.

SR1 and SR2 contain non-volatile bits in locations SR1[7:2] and SR2[6:0] that control sector protection, OTP Register Protection, Status Register Protection, and Quad mode. Bits located in SR2[7], SR1[1], and SR1[0] are read only volatile bits for suspend, write enable, and busy status. These are updated by the



memory control logic. The SR1[1] write enable bit is set only by the Write Enable (06h) command and cleared by the memory control logic when an embedded operation is completed.

Write access to the non-volatile Status Register bits is controlled by the state of the non-volatile Status Register Protect bits SR1[7] (SRP0), the Write Enable command (06h) preceding a Write Status Registers command, and while Quad mode is not enabled, the WP# pin.

A volatile version of bits SR2[6], SR2[1], and SR1[7:2] that control sector protection and Quad Mode is used to control the behavior of these features after power up. During power up or software reset, these volatile bits are loaded from the non-volatile version of the Status Register bits. The Write Enable for Volatile Status Register (50h) command can be used to write these volatile bits when the command is followed by a Write Status Registers (01h/31h) command. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits.

Write access to the volatile SR1 and SR2 Status Register bits is controlled by the state of the non-volatile Status Register Protect bits SR1[7] (SRP0), the Write Enable for Volatile Status Register command (50h) preceding a Write Status Registers command, and the WP# pin while Quad mode is not enabled.

Status Register-3 (SR3) is used to configure and provide status on the variable HOLD# or RESET# function, Output Driver Strength, High Frequency Enable Bit and read latency.

Write access to the volatile SR3 Status Register bits is controlled by Write Enable for Volatile Status Register command (50h) preceding a Write Status Register command. The SRP bits do not protect SR3.

Bits	Field	Function	Туре	Default State	Description			
7	SRP0	Status Register Protect 0		0	0 = WP# input has no effect or Power Supply Lock Down mode 1 = WP# input can protect the Status Register or OTP Lock Down.			
6	SEC	Sector / Block Protect	Non-volatile and Volatile versions	and Volatile	0	0 = BP2-BP0 protect 64-kB blocks 1 = BP2-BP0 protect 4-kB sectors		
5	ТВ	Top / Bottom protect			0	0 = BP2-BP0 protect from the Top down 1 = BP2-BP0 protect from the Bottom up		
4	BP2	Block Protect Bits					0	
3	BP1							
2	BP0			0				
1	WEL	Write Enable Latch	Volatile, Read only	0	 0 = Not Write Enabled, no embedded operation can start 1 = Write Enabled, embedded operation can start 			
0	BUSY	Embedded Operation Status	Volatile, Read only	0	0 = Not Busy, no embedded operation in progress 1 = Busy, embedded operation in progress			

Table 6.1 Status Register-1 (SR1)

Table 6.2 Status Register-2 (SR2)

Bits	Field	Function	Туре	Default State	Description
7	SUS	Suspend Status	Volatile, Read Only	0	0 = Erase / Program not suspended 1 = Erase / Program suspended
6	CMP	Complement Protect	Non-volatile and Volatile versions	0	0 = Normal Protection Map 1 = Complementary Protection Map
5	LB3			0	OTP Lock Bits 3:1 for Security Registers
4	LB2	Security Register Lock Bits		0	3:1 0 = Security Register not protected
3	LB1			0	1 = Security Register protected
2	Reserve			0	
1	QE	Quad Enable	Non-volatile and	0	0 = Quad Mode Not Enabled, the WP# pin and HOLD# / RESET# are enabled 1 = Quad Mode Enabled, the IO2 and IO3 pins are enabled, and WP# and HOLD# / RESET# functions are disabled
0	Reserve	Reserve	Volatile versions	0	

Note: 1. Reserved bit should be considered don't care for read. 2. When write non-volatile Status Register bits (06h+01/31h), please contact XMC sales representative for the application note of polling status bit check

Bits	Field	Function	Туре	Default State	Description
7	HRSW ⁽¹⁾	HOLD# or RESET# function	Non-volatile and Volatile versions	0	When HRSW=0, the pin acts as HOLD#; when HRSW=1, the pin acts as RESET#. HRSW functions are only available when QE=0.
6	DRV1 ⁽¹⁾	Output Driver Strength	Volatile	0	The DRV1 & DRV0 bits are used to determine the output driver strength for the Read
5	DRV0 ⁽¹⁾	ouchgur		0	operations.
4	HFM	High Frequency Mode Enable Bit	Non-volatile and Volatile versions	0	0 =High Frequency Mode Disabled 1 =High Frequency Mode Enabled
3				0	
2	Reserve			0	
1				0	
0				0	

Table 6.3 Status Register-3 (SR3

6.2.1 BUSY

BUSY is a read only bit in the status register (SR1[0]) which is set to a "1" state when the device is executing a Page Program, Sector Erase, Block Erase, Chip Erase or Write Status Register instruction. During this time the device will ignore further instructions except for the Read Status Register instruction (see t_W , t_{PP} , t_{SE} , t_{BE} , and t_{CE} in AC Characteristics). When the program, erase or write status register instruction has completed, the BUSY bit will be cleared to a "0" state indicating the device is ready for further instructions.

6.2.2 Write Enable Latch (WEL)

Write Enable Latch (WEL) is a read only bit in the status register (SR1[1]) which is set to a 1 after executing a Write Enable Instruction. The WEL status bit is cleared to a 0 when the device is written disabled. A write disable state occurs upon power-up or after any of the following instructions: Write Disable, Page Program, Sector Erase, Block Erase, Chip Erase and Write Status Register.

6.2.3 Block Protect Bits (BP2, BP1, BP0)

The Block Protect Bits (BP2, BP1, BP0) are non-volatile read / write bits in the Status Register (SR1[4:2]) that provide Write Protection control and status. Block Protect bits can be set using the Write Status Registers Command (see t_W in Section 8.5). All, none or a portion of the memory array can be protected from Program and Erase commands (see Section 6.4.2, Block Protection Maps). The factory default setting for the Block Protection Bits is 0 (none of the array is protected.)

6.2.4 Top / Bottom Block Protect (TB)

The non-volatile Top / Bottom bit (TB SR1[5]) controls whether the Block Protect Bits (BP2, BP1, BP0) protect from the Top (TB=0) or the Bottom (TB=1) of the array as shown in Section 6.4.2, Block Protection Maps. The factory default setting is TB=0. The TB bit can be set with the Write Status Registers Command depending on the state of the SRP0 and WEL bits.

6.2.5 Sector / Block Protect (SEC)

The non-volatile Sector / Block Protect bit (SEC SR1[6]) controls if the Block Protect Bits (BP2, BP1, BP0) protect either 4-kB Sectors (SEC=1) or 64-kB Blocks (SEC=0) of the array as shown in Section 6.4.2, Block Protection Maps. The default setting is SEC=0.



6.2.6 Complement Protect (CMP)

The Complement Protect bit (CMP SR2[6]) is a non-volatile read / write bit in the Status Register (SR2[6]). It is used in conjunction with SEC, TB, BP2, BP1 and BP0 bits to provide more flexibility for the array protection. Once CMP is set to 1, previous array protection set by SEC, TB, BP2, BP1 and BP0 will be reversed. For instance, when CMP=0, a top 4-kB sector can be protected while the rest of the array is not; when CMP=1, the top 4-kB sector will become unprotected while the rest of the array become read-only. Refer to Section 6.4.2, Block Protection Maps for details. The default setting is CMP=0.

6.2.7 The Status Register Protect (SRP0)

The Status Register Protect bits (SRP0) are non-volatile read / write bits in the Status Register (SR2[0] and SR1[7]). The SRP bits control the method of write protection: software protection, hardware protection, power supply lock-down, or one time programmable (OTP) protection.

SRP0	WP#	Status Register	Description
0	Х	Software Protection	WP# pin has no control. SR1 and SR2 can be written to after a Write Enable command, WEL=1. [Factory Default]
1	0	Hardware Protected	When WP# pin is low the SR1 and SR2 are locked and cannot be written.
1	1	Hardware Unprotected	When WP# pin is high SR1 and SR2 are unlocked and can be written to after a Write Enable command, WEL=1.

Notes:

1. The One-Time Program feature is available upon special order. Contact XMC for details.

2. Busy, WEL, and SUS (SR1[1:0] and SR2[7]) are volatile read only status bits that are never affected by the Write Status Registers command.

3. The non-volatile version of HRSW, HFM, CMP, QE, SRP0, SEC, TB, and BP2-BP0 (SR3[7,4], SR2[6,1] and SR1[6:2]) bits and the OTP LB3-LB1 bits are not writable when protected by the SRP bits and WP# as shown in the table. The non-volatile version of these Status Register bits is selected for writing when the Write Enable (06h) command precedes the Write Status Registers (01h) command.

4. The volatile version of HRSW, DRV1, DRV0, HFM, CMP, QE, SRP0, SEC, TB, and BP2-BP0 (SR3[7:4], SR2[6,1] and SR1[6:2]) bits are not writable when protected by the SRP bits and WP# as shown in the table. The volatile version of these Status Register bits is selected for writing when the Write Enable for volatile Status Register (50h) command precedes the Write Status Registers (01h) command. There is no volatile version of the LB3-LB1 bits and these bits are not affected by a volatile Write Status Registers command.

6.2.8 Erase / Program Suspend Status (SUS)

The Suspend Status bit is a read only bit in the status register (SR2[7]) that is set to 1 after executing an Erase / Program Suspend (75h) command. The SUS status bit is cleared to 0 by Erase / Program Resume (7Ah) command as well as a power-down, power-up cycle.

6.2.9 Security Register Lock Bits (LB3, LB2, LB1)

The Security Register Lock Bits (LB3, LB2, LB1) are non-volatile One Time Program (OTP) bits in Status Register (SR2[5:2]) that provide the write protect control and status to the Security Registers. The default state of LB[3:1] is 0, Security Registers 1 to 3 are unlocked. LB[3:1] can be set to 1 individually using the Write Status Registers command. LB[3:1] are One Time Programmable (OTP), once it's set to 1, the corresponding 256-byte Security Register will become read-only permanently.

6.2.10 Quad Enable (QE)

The Quad Enable (QE) bit is a non-volatile read / write bit in the Status Register (SR2[1]) that allows Quad SPI operation. When the QE bit is set to a 0 state (factory default), the WP# pin and HOLD# / RESET# are enabled. When the QE bit is set to a 1, the Quad IO2 and IO3 pins are enabled, and WP# and HOLD# / RESET# functions are disabled.

Note: If the WP# or HOLD# / RESET# pins are tied directly to the power supply or ground during standard SPI or Dual SPI operation, the QE bit should never be set to a 1.

6.2.11 HOLD# or RESET# Pin Function (HRSW)

The HRSW bit is used to determine whether HOLD# or RESET# function should be implemented on the hardware pin for 8-pin packages. When HRSW=0, the pin acts as #HOLD; when HRSW=1, the pin acts as RESET#. However, HOLD# or RESET# functions are only available when QE=0. If QE is set to 1, the HOLD# and RESET# functions are disabled, the pin acts as a dedicated data I/O pin.

6.2.12 Output Driver Strength (DRV1, DRV0)

The DRV1 & DRV0 bits are used to determine the output driver strength for the Read operations.

DRV1, DRV0	Driver Strength
0, 1	25%
0, 0	50%

6.2.13 High Frequency Mode Enable Bit (HFM)

The HFM bit is used to determine whether the device is in High Frequency Mode. When HFM bit sets to 1, it means the device is in High Frequency Mode, when HFM bit sets 0(default), it means the device is not in High Frequency Mode. After the HFM is set, the device will maintain a slightly higher standby current (ICC8) than standard SPI operation.



6.3. Write Protection

Applications that use non-volatile memory must take into consideration the possibility of noise and other adverse system conditions that may compromise data integrity. To address this concern the XM25QE16B provides the following data protection mechanisms:

6.3.1 Write Protect Features

- ♦ Device resets when V_{CC} is below threshold
- Time delay write disable after Power-Up
- ♦ Write enable / disable commands and automatic write disable after erase or program
- Command length protection
 - All commands that Write, Program or Erase must complete on a byte boundary (CS# driven high after a full 8 bits have been clocked) otherwise the command will be ignored.
- Software and Hardware write protection using Status Register control
 - WP# input protection
 - Lock Down write protection until next power-up or Software Reset
 - One-Time Program (OTP) write protection
- ♦ Write Protection using the Deep Power-Down command

Upon power-up or at power-down, the XM25QE16B will maintain a reset condition while V_{CC} is below the threshold value of VWI, (see Figure 8.1). While reset, all operations are disabled and no commands are recognized. During power-up and after the V_{CC} voltage exceeds VWI, all program and erase related commands are further disabled for a time delay of tPUW. This includes the Write Enable, Page Program, Sector Erase, Block Erase, Chip Erase and the Write Status Registers commands. Note that the chip select pin (CS#) must track the V_{CC} supply level at power-up until the V_{CC} -min level and tVSL time delay is reached. If needed a pull-up resistor on CS# can be used to accomplish this.

After power-up the device is automatically placed in a write-disabled state with the Status Register Write Enable Latch (WEL) set to a 0. A Write Enable command must be issued before a Page Program, Sector Erase, Block Erase, Chip Erase or Write Status Registers command will be accepted. After completing a program, erase or write command the Write Enable Latch (WEL) is automatically cleared to a write-disabled state of 0.

Software controlled main flash array write protection is facilitated using the Write Status Registers command to write the Status Register (SR1,SR2) and Block Protect (SEC, TB, BP2, BP1 and BP0) bits.

The BP method allows a portion as small as 4-kB sector or the entire memory array to be configured as read only. Used in conjunction with the Write Protect (WP#) pin, changes to the Status Register can be enabled or disabled under hardware control. See the Table 6.4 for further information.

Additionally, the Deep Power-Down (DPD) command offers an alternative means of data protection as all commands are ignored during the DPD state, except for the Release from Deep-Power-Down (RES ABh) command. Thus, preventing any program or erase during the DPD state.

6.3.2 Block Protection Maps

Status Register ⁽¹⁾					XM25QE16B(16 Mbit) Block Protection (CMP=0) (2)			
SEC	ТВ	BP2	BP1	BP0	Protected Block(s)	Protected Addresses	Protected Density	Protected Portion
Х	Х	0	0	0	None	None	None	None
0	0	0	0	1	31	1F0000h – 1FFFFFh	64 kB	Upper 1/32
0	0	0	1	0	30 and 31	1E0000h – 1FFFFFh	128 kB	Upper 1/16
0	0	0	1	1	28 thru 31	1C0000h – 1FFFFFh	256 kB	Upper 1/8
0	0	1	0	0	24 thru 31	180000h – 1FFFFFh	512 kB	Upper 1/4
0	0	1	0	1	16 thru 31	100000h – 1FFFFFh	1 MB	Upper 1/2
0	1	0	0	1	0	000000h – 00FFFFh	64 kB	Lower 1/32
0	1	0	1	0	0 and 1	000000h – 01FFFFh	128 kB	Lower 1/16
0	1	0	1	1	0 thru 3	000000h – 03FFFFh	256 kB	Lower 1/8
0	1	1	0	0	0 thru 7	000000h – 07FFFFh	512 kB	Lower 1/4
0	1	1	0	1	0 thru 15	000000h – 0FFFFFh	1 MB	Lower 1/2
х	х	1	1	х	0 thru 31	000000h – 1FFFFFh	2 MB	All
1	0	0	0	1	31	1FF000h – 1FFFFFh	4 kB	Upper 1/512
1	0	0	1	0	31	1FE000h – 1FFFFFh	8 kB	Upper 1/256
1	0	0	1	1	31	1FC000h – 1FFFFFh	16 kB	Upper 1/128
1	0	1	0	х	31	1F8000h – 1FFFFFh	32 kB	Upper 1/64
1	1	0	0	1	0	000000h – 000FFFh	4 kB	Lower 1/512
1	1	0	1	0	0	000000h – 001FFFh	8 kB	Lower 1/256
1	1	0	1	1	0	000000h – 003FFFh	16 kB	Lower 1/128
1	1	1	0	х	0	000000h – 007FFFh	32 kB	Lower 1/64

Table 6.6 XM25QE16B Block Protection (CMP = 0)

Notes:
1. X = don't care.
2. If any Erase or Program command specifies a memory region that contains protected data portion, this command will be ignored.

Status Register ⁽¹⁾ XM25QE16B(16 Mbit) Block Protection (CMP=1) ⁽²⁾								2)
SEC	тв	BP2	BP1	BP0	Protected Block(s)	Protected Addresses	Protected Density	Protected Portion
Х	х	0	0	0	0 thru 31	000000h – 1FFFFFh	2 MB	All
0	0	0	0	1	0 thru 30	000000h – 1EFFFFh	1984 kB	Lower 31/32
0	0	0	1	0	0 thru 29	000000h – 1DFFFFh	1920 kB	Lower 15/16
0	0	0	1	1	0 thru 27	000000h – 1BFFFFh	1792 kB	Lower 7/8
0	0	1	0	0	0 thru 23	000000h – 17FFFFh	1536 kB	Lower 3/4
0	0	1	0	1	0 thru 15	000000h – 0FFFFh	1 MB	Lower 1/2
0	1	0	0	1	1 thru 31	010000h – 1FFFFFh	1984 kB	Upper 31/32
0	1	0	1	0	2 thru 31	020000h – 1FFFFFh	1920 kB	Upper 15/16
0	1	0	1	1	4 thru 31	040000h – 1FFFFFh	1792 kB	Upper 7/8
0	1	1	0	0	8 thru 31	080000h – 1FFFFFh	1536 kB	Upper 3/4
0	1	1	0	1	16 thru 31	100000h – 1FFFFFh	1 MB	Upper 1/2
Х	х	1	1	х	None	None	None	None
1	0	0	0	1	0 thru 31	000000h – 1FEFFFh	2044 kB	Lower 511/512
1	0	0	1	0	0 thru 31	000000h – 1FDFFFh	2040 kB	Lower 255/256
1	0	0	1	1	0 thru 31	000000h – 1FBFFFh	2032 kB	Lower 127/128
1	0	1	0	х	0 thru 31	000000h – 1F7FFFh	2016 kB	Lower 63/64
1	1	0	0	1	0 thru 31	001000h – 1FFFFFh	2044 kB	Upper 511/512
1	1	0	1	0	0 thru 31	002000h – 1FFFFFh	2040 kB	Upper 255/256
1	1	0	1	1	0 thru 31	004000h – 1FFFFh	2032 kB	Upper 127/128
1	1	1	0	х	0 thru 31	008000h – 1FFFFh	2016 kB	Upper 63/64

Table 6.7 XM25QE16B Block Protection (CMP = 1)

Notes: 1. X = don't care. 2. If any Erase or Program command specifies a memory region that contains protected data portion, this command will be ignored.



6.4. Page Program

To program one data byte, two instructions are required: Write Enable (WREN), which is one byte, and a Page Program (PP) sequence, which consists of four bytes plus data. This is followed by the internal Program cycle (of duration t_{PP}). To spread this overhead, the Page Program (PP) instruction allows up to 256 bytes to be programmed at a time (changing bits from 1 to 0), provided that they lie in consecutive addresses on the same page of memory.

6.5. Sector Erase, Block Erase and Chip Erase

The Page Program (PP) instruction allows bits to be reset from 1 to 0. Before this can be applied, the bytes of memory need to be erased to all 1s (FFh). This can be achieved a sector at a time, using the Sector Erase (SE) instruction, a block at a time using the Block Erase (BE) instruction or throughout the entire memory, using the Chip Erase (CE) instruction. This starts an internal Erase cycle (of duration t_{SE} t_{BE} or t_{CE}). The Erase instruction must be preceded by a Write Enable (WREN) instruction.

6.6. Polling during a Write, Program or Erase Cycle

A further improvement in the time to Write Status Register (WRSR), Program (PP) or Erase (SE, BE or CE) can be achieved by not waiting for the worst case delay (t_W , t_{PP} , t_{SE} , t_{BE} or t_{CE}). The Write In Progress (WIP) bit is provided in the Status Register so that the application program can monitor its value, polling it to establish when the previous Write cycle, Program cycle or Erase cycle is complete.

6.7. Active Power, Stand-by Power and Deep Power-Down Modes

When Chip Select (CS#) is Low, the device is enabled, and in the Active Power mode. When Chip Select (CS#) is High, the device is disabled, but could remain in the Active Power mode until all internal cycles have completed (Program, Erase, Write Status Register). The device then goes into the Standby Power mode. The device consumption drops to ICC1.

The Deep Power-down mode is entered when the specific instruction (the Enter Deep Power-down Mode (DP) instruction) is executed. The device consumption drops further to ICC2. The device remains in this mode until another specific instruction (the Release from Deep Power-down Mode and Read Device ID (RDI) instruction) is executed.

All other instructions are ignored while the device is in the Deep Power-down mode. This can be used as an extra software protection mechanism, when the device is not in active use, to protect the device from inadvertent Program or Erase instructions.



7. INSTRUCTIONS

The instruction set of the XM25QE16B consists of forty basic instructions that are fully controlled through the SPI bus. Instructions are initiated with the falling edge of Chip Select (CS#). The first byte of data clocked into the DI input provides the instruction code. Data on the DI input is sampled on the rising edge of clock with most significant bit (MSB) first.

Instructions vary in length from a single byte to several bytes and may be followed by address bytes, data bytes, dummy bytes (don't care), and in some cases, a combination. Instructions are completed with the rising edge of edge CS#. Clock relative timing diagrams for each instruction are included in figures 7.1 through 7.43. All read instructions can be completed after any clocked bit. However, all instructions that Write, Program or Erase must complete on a byte boundary (CS driven high after a full 8-bits have been clocked) otherwise the instruction will be ignored. This feature further protects the device from inadvertent writes. Additionally, while the memory is being programmed or erased, or when the Status Register is being written, all instructions except for Read Status Register and Erase/Program Suspend will be ignored until the program or erase cycle completes.



Table 7.1 Command Set (Configuration, Status, Erase, Program Instructions), SPI Mode						
Command Name	BYTE 1 (Instruction)	BYTE 2	BYTE 3	BYTE 4	BYTE 5	BYTE 6
Read Status Register-1	05h	SR1[7:0] ⁽²⁾				
Read Status Register-2	35h	SR2[7:0] ⁽²⁾				
Read Status Register-3	15h/33h	SR3[7:0] ⁽²⁾				
Write Enable	06h					
Write Enable for Volatile Status Register	50h					
Write Disable	04h					
Write Status Registers-1	01h	SR1[7:0] ⁽⁵⁾	SR2[7:0]	SR3[7:0]		
Set Burst with Wrap	77h	xxh	xxh	xxh	W[7:0] ⁽³⁾	
Page Program	02h	A23—A16	A15—A8	A7—A0	D7—D0	
Quad Page Program	32h	A23—A16	A15—A8	A7—A0	D7—D0 ⁽⁴⁾	
Sector Erase (4 KB)	20h	A23—A16	A15—A8	A7—A0		
Block Erase (32 KB)	52h	A23—A16	A15—A8	A7—A0		
Block Erase (64 KB)	D8h	A23—A16	A15—A8	A7—A0		
Chip Erase	C7h/60h					
Erase/Program Suspend	75h					
Erase/Program Resume	7Ah					
Enable Reset	66h					
Reset Device	99h					

Table 7.1 Command Set (Configuration Status Frase Program Instructions⁽¹⁾ SPI Mode)

Notes:

Data bytes are shifted with Most Significant Bit first. Byte fields with data in parenthesis "()" indicate data being read from the device on the DO pin.
 Status Register contents will repeat continuously until CS# terminates the command.

3. Set Burst with Wrap Input format.

 $\begin{aligned} & \text{IO0} = \text{x, x, x, x, x, x, W4, x]} \\ & \text{IO1} = \text{x, x, x, x, x, x, w4, x]} \\ & \text{IO1} = \text{x, x, x, x, x, x, w5, x]} \end{aligned}$

IO1 – x, x, x, x, x, x, x, W0, x] IO2 = x, x, x, x, x, x, W6 x] IO3 = x, x, x, x, x, x, x, x 4. Quad Page Program Input Data: IO0 = (D4,D0,...)

IO1 = (D5,D1,...)IO2 = (D6,D2,...)

IO3 =(D7,D3,...)

5. The 01h command could continuously write up to three bytes to registers SR1, SR2, SR3.

Command Name	BYTE 1 (Instruction)	BYTE 2	BYTE 3	BYTE 4	BYTE 5	BYTE 6
Read Data	03h	A23—A16	A15—A8	A7—A0	(D7—D0,)	
Fast Read	0Bh	A23—A16	A15—A8	A7—A0	dummy	(D7—D0,)
Fast Read Dual Output	3Bh	A23—A16	A15—A8	A7—A0	dummy	(D7—D0,) ⁽¹⁾
Fast Read Quad Output	6Bh	A23—A16	A15—A8	A7—A0	dummy	(D7—D0,) ⁽³⁾
Fast Read Dual I/O	BBh	A23—A8 ⁽²⁾	A7—A0,M7 —M0 ⁽²⁾	(D7—D0,) ⁽¹⁾		
Fast Read Quad I/O	EBh	A23—A0,M7 —M0 ⁽⁴⁾	(x,x,x,x,D7— D0,)	(D7—D0,) ⁽³⁾		
QUAD I/O WORD FAST READ ⁽⁵⁾	E7H	A23—A0,M7 —M0 ⁽⁴⁾	(x,x,D7—D0,)	(D7—D0,) ⁽³⁾		
Octal Word Read Quad I/O ⁽⁵⁾	E3h	A23—A0,M7 —M0 ⁽⁴⁾	(D7—D0,) ⁽	(D7—D0,) ⁽³⁾		

Table 7.2 Command Set (Read Instructions⁽¹⁾, SPI Mode)

Notes:

1. Dual Output data

 $\begin{aligned} &\text{IO0} = (\text{D6}, \text{D4}, \text{D2}, \text{D0}) \\ &\text{IO1} = (\text{D7}, \text{D5}, \text{D3}, \text{D1}) \end{aligned}$

2. Dual Input Address IO0 = A22, A20, A18, A16, A14, A12, A10, A8 A6, A4, A2, A0, M6, M4, M2, M0 IO1 = A23, A21, A19, A17, A15, A13, A11, A9 A7, A5, A3, A1, M7, M5, M3, M1

3. Quad Output Data

IO0 = (D4, D0,)

IO1 = (D5, D1,)IO2 = (D6, D2,)

IO3 = (D7, D3,)

4. Quad Input Address

4. Quad input Address
IO0 = A20, A16, A12, A8, A4, A0, M4, M0
IO1 = A21, A17, A13, A9, A5, A1, M5, M1
IO2 = A22, A18, A14, A10, A6, A2, M6, M2
IO3 = A23, A19, A15, A11, A7, A3, M7, M3
5. For Word Read Quad I/O, the lowest address bit must be 0. (A0 = 0),and for Octal Word Read Quad I/O, the lowest four address bits must be 0. (A0 = 0),and for Octal Word Read Quad I/O, the lowest four address bits must be 0. (A3, A2, A1, A0 = 0)

Command Name	BYTE 1 (Instruction)	BYTE 2	BYTE 3	BYTE 4	BYTE 5	BYTE 6
Deep Power-down	B9h					
Release Power down / Device ID	ABh	dummy	dummy	dummy	Device ID ⁽¹⁾	
Manufacturer/ Device ID ⁽²⁾	90h	dummy	dummy	00h	Manufacturer	Device ID
Manufacturer/ Device ID by Dual I/O	92h	A23—A8	A7—A0,M[7:0]	(MF[7:0],ID[7:0])		
Manufacturer/ Device ID by Quad I/O	94h	A23—A0,M[7:0]	XXXX,(MF[7:0],ID[7:0])	(MF[7:0],ID[7:0])		
JEDEC ID	9Fh	Manufacturer	Memory Type	Capacity		
Read SFDP Register	5Ah	00h	00h	A7—A0	dummy	(D7—D0,)
Read Security Registers ⁽³⁾	48h	A23—A16	A15—A8	A7—A0	dummy	(D7—D0,)
Erase Security Registers ⁽³⁾	44h	A23—A16	A15—A8	A7—A0		
Program Security Registers ⁽³⁾	42h	A23—A16	A15—A8	A7—A0	D7—D0,	
Read Unique ID	4Bh	dummy	dummy	dummy	dummy	(ID63-ID0)

Table 7.3 Command Set	(Read ID, OTF	Instructions ⁽¹)	⁾ , SPI Mode)
-----------------------	---------------	------------------------------	--------------------------

Notes:

1. The Device ID will repeat continuously until CS# terminates the command.

 The Device ID will repeat continuously unit CS# terminates the command.
 See Section 6.4.1, Legacy Device Identification Commands on page 51 for Device ID information. The 90h instruction is followed by an address. Address = 0 selects Manufacturer ID as the first returned data as shown in the table. Address = 1 selects Device ID as the first returned data followed by Manufacturer ID.

3. Security Register Address:

Security Register Address. Security Register 0: A23-16 = 00h; A15-8 = 00h; A7-0 = byte address Security Register 1: A23-16 = 00h; A15-8 = 10h; A7-0 = byte address Security Register 2: A23-16 = 00h; A15-8 = 20h; A7-0 = byte address Security Register 3: A23-16 = 00h; A15-8 = 30h; A7-0 = byte address

(4)			
Table 7.4 ⁽¹⁾	Manufacturer an	d Device Identification	(XM25QE16B)

OP Code	Data1	Data2	Data3
ABh	Device ID = 14h	-	-
90h/92h/94h	Manufacturer ID = 20	Device ID = 14h	-
9Fh	Manufacturer ID = 20	Memory Type =40h	Capacity = 15h

Notes:

(1) Please contact sales for more information

7.1 Configuration and Status Commands

7.1.1 Read Status Register (05h/35h/15h)

The Read Status Register commands allow the 8-bit Status Registers to be read. The command is entered by driving CS# low and shifting the instruction code "05h" for Status Register-1, "35h" for Status Register-2, "15h" for Status Register-3 into the DI pin on the rising edge of CLK. The Status Register bits are then shifted out on the DO pin at the falling edge of CLK with most significant bit (MSB) first as shown in Figure 7.1. The Status Register bits are shown in Section 6.2, Status Registers.

The Read Status Register-1 (05h) command may be used at any time, even during a Program, Erase, or Write Status Registers cycle. This allows the BUSY status bit to be checked to determine when the operation is complete and if the device can accept another command.




Figure 7.1 Read Status Register Instruction

7.1.2 Write Enable (06h)

The Write Enable instruction (Figure 7.2) sets the Write Enable Latch (WEL) bit in the Status Register to a 1. The WEL bit must be set prior to every Page Program, Sector Erase, Block Erase, Chip Erase and Write Status Register instruction. The Write Enable instruction is entered by driving CS# low, shifting the instruction code "06h" into the Data Input (DI) pin on the rising edge of CLK, and then driving CS# high.




Figure 7.2 Write Enable Instruction

7.1.3 Write Enable for Volatile Status Register (50h)

The non-volatile Status Register bits described in section 6.2 can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. To write the volatile values into the Status Register bits, the Write Enable for Volatile Status Register (50h) instruction must be issued prior to a Write Status Register (01h) instruction. Write Enable for Volatile Status Register instruction (Figure 7.3) will not set the Write Enable Latch (WEL)bit, it is only valid for the Write Status Register instruction to change the volatile Status Register bit values.




Figure 7.3 Write Enable for Volatile Status Register Instruction

7.1.4 Write Disable (04h)

The Write Disable instruction (Figure 7.4) resets the Write Enable Latch (WEL) bit in the Status Register to a 0. The Write Disable instruction is entered by driving CS# low, shifting the instruction code "04h" into the DI pin and then driving CS# high. Note that the WEL bit is automatically reset after Power-up and upon completion of the Write Status Register, Page Program, Sector Erase, Block Erase and Chip Erase instructions.




Figure 7.4 Write Disable Instruction

7.1.5 Write Status Register (01h/31h/11h)

The Write Status Registers command allows the Status Registers to be written. Only non-volatile Status Register bits SRP0, SEC, TB, BP2, BP1, BP0 (SR1[7:2]) CMP, LB3, LB2, LB1, QE, (SR2[6:1]), and the volatile bits SR3[6:0] can be written. All other Status Register bit locations are read-only and will not be affected by the Write Status Registers command. LB[3:0] are non-volatile OTP bits; once each is set to 1, it cannot be cleared to 0. The Status Register bits are shown in Section 6.2, Status Registers. Any reserved bits should only be written to their default value.

To write non-volatile Status Register bits, a standard Write Enable (06h) command must previously have been executed for the device to accept the Write Status Registers Command (Status Register bit WEL must equal 1). Once write enabled, the command is entered by driving CS# low, sending the instruction code "01h", and then writing the Status Register data bytes as illustrated in Figure 7.5.

To write volatile Status Register bits, a Write Enable for Volatile Status Register (50h) command must have been executed prior to the Write Status Registers command (Status Register bit WEL remains 0). However, LB3, LB2, LB1 cannot be changed because of the OTP protection for these bits. Upon power-off, the volatile Status Register bit values will be lost, and the non-volatile Status Register bit values will be restored when power on again.

To complete the Write Status Registers command, the CS# pin must be driven high after the eighth bit of a data value is clocked in (CS# must be driven high on an 8-bit boundary). If this is not done the Write Status Registers command will not be executed.

The Write Status Register instruction allows the Status Register to be written. A Write Enable instruction must previously have been executed for the device to accept the Write Status Register Instruction (Status Register bit WEL must equal to 1). Once write enabled, the instruction is entered by driving CS# low, sending the instruction code "01h", and then writing the status register data byte as illustrated in Figure 7.5.

During non-volatile Status Register write operation (06h combined with 01h/31h), after CS# is driven high, the self-timed Write Status Register cycle will commence for a time duration of t_W (See AC Characteristics). While the Write Status Register cycle is in progress, the Read Status Register instruction may still be



accessed to check the status of the BUSY bit. The BUSY bit is a 1 during the Write Status Register cycle and a 0 when the cycle is finished and ready to accept other instructions again. After the Write Status Register cycle has finished, the Write Enable Latch (WEL) bit in the Status Register will be cleared to 0.

During volatile Status Register write operation (50h combined with 01h/31h/11h), after CS# is driven high, the Status Register bits will be refreshed to the new values within the time period of t_{SHSL2} (See AC Characteristics). BUSY bit will remain 0 during the Status Register bit refresh period.

If CS# is driven high after the eighth clock, the Write Status Register-1 (01h) instruction will only program the Status Register-1, the Status Register-2 will not be affected.




Figure 7.5 Write Status Register Instruction


7.2 Program and Erase Commands

7.2.1 Page Program (PP) (02h)

The Page Program instruction allows up to 256 bytes of data to be programmed at previously erased to all 1s (FFh) memory locations. A Write Enable instruction must be executed before the device will accept the Page Program Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the CS# pin low then shifting the instruction code "02h" followed by a 24-bit address (A23-A0) and at least one data byte, into the DI pin. The CS# pin must be held low for the entire length of the instruction while data is being sent to the device. The Page Program instruction sequence is shown in Figure 7.6.

If an entire 256 byte page is to be programmed, the last address byte (the 8 least significant address bits) should be set to 0. If the last address byte is not zero, and the number of clocks exceeds the remaining page length, the addressing will wrap to the beginning of the page. In some cases, less than 256 bytes (a partial page) can be programmed without having any effect on other bytes within the same page. One condition to perform a partial page program is that the number of clocks cannot exceed the remaining page length. If more than 256 bytes are sent to the device the addressing will wrap to the beginning of the page and overwrite previously sent data.

As with the write and erase instructions, the CS# pin must be driven high after the eighth bit of the last byte has been latched. If this is not done the Page Program instruction will not be executed. After CS# is driven high, the self-timed Page Program instruction will commence for a time duration of t_{pp} (See AC Characteristics). While the Page Program cycle is in progress, the Read Status Register instruction may still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the Page Program cycle and becomes a 0 when the cycle is finished and the device is ready to accept other instructions again. After the Page Program cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Page Program instruction will not be executed if the addressed page is protected by the Block Protect (TB, SEC, BP2, BP1, and BP0) bits (see Status Register Memory Protection table).



7.2.2 Quad Input Page Program (32h)

The Quad Input Page Program instruction allows up to 256 byte of data to be programmed at previously erased (FFh) memory locations using four pins: IO0, IO1, IO2 and IO3. The Quad Input Page Program can improved performance for PROM Programmer and applications that have slow clock speeds<5MHz. Systems with faster clock speed will not realize much benefit for the Quad Input Page Program instruction since the inherent page program time is much greater than the time it take to clock-in the data.

To use Quad Page Program the Quad Enable in Status Register-2 must be set (QE=1). A Write Enable instruction must be executed before the device will accept the Quad Page Program instruction (Status Register-1, WEL=1). The instruction is initiated by driving the CS# pin low then shifting the instruction code "32h" followed by a 24-bit address (A23-0) and at least one data byte, into the IO pins. The CS# pin must be held low for entire length of the instruction while data is being sent to the device. All other functions of Quad Page Program are identical to standard Page Program. The Quad Page Program instructions sequence is shown in Figure 7.7.




Figure 7.7 Quad Page Program Instruction

7.2.3 Sector Erase (SE) (20h)

The Sector Erase instruction sets all memory within a specified sector (4K-bytes) to the erased state of all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Sector Erase Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the CS# pin low and shifting the instruction code "20h" followed a 24-bit sector address (A23-A0). The Sector Erase instruction sequence is shown in Figure 7.8.

The CS# pin must be driven high after the eighth bit of the last byte has been latched. If this is not done the Sector Erase instruction will not be executed. After CS# is driven high, the self-timed Sector Erase instruction will commence for a time duration of t_{SE} (See AC Characteristics). While the Sector Erase cycle is in progress, the Read Status Register instruction may still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the Sector Erase cycle and becomes a 0 when the cycle is finished and the device is ready to accept other instructions again. After the Sector Erase cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Sector Erase instruction will not be executed if the addressed page is protected by the Block Protect (TB, SEC, BP2, BP1, and BP0) bits (see Status Register Memory Protection table).




Figure 7.8 Sector Erase Instruction



7.2.4 Block Erase (BE) (D8h) and Half Block Erase (52h)

The Block Erase instruction sets all memory within a specified block (64K-bytes) or half block (32K-bytes) to the erased state of all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Block Erase Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the CS# pin low and shifting the instruction code "D8h" or "52h" followed a 24-bit block address (A23-A0). The Block Erase instruction sequence is shown in Figure 7.9.

The CS# pin must be driven high after the eighth bit of the last byte has been latched. If this is not done the Block Erase instruction will not be executed. After CS# is driven high, the self-timed Block Erase instruction will commence for a time duration of t_{BE} (See AC Characteristics). While the Block Erase cycle is in progress, the Read Status Register instruction may still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the Block Erase cycle and becomes a 0 when the cycle is finished and the device is ready to accept other instructions again. After the Block Erase cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Block Erase instruction will not be executed if the addressed page is protected by the Block Protect (TB, SEC, BP2, BP1, and BP0) bits (see Status Register Memory Protection table).




Figure 7.9a Block Erase Instruction

7.2.5 Chip Erase (CE) (C7h or 60h)

The Chip Erase instruction sets all memory within the device to the erased state of all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Chip Erase Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the CS# pin low and shifting the instruction code "C7h" or "60h". The Chip Erase instruction sequence is shown in Figure 7.10.

The CS# pin must be driven high after the eighth bit has been latched. If this is not done the Chip Erase instruction will not be executed. After CS# is driven high, the self-timed Chip Erase instruction will commence for a time duration of t_{CE} (See AC Characteristics). While the Chip Erase cycle is in progress, the Read Status Register instruction may still be accessed to check the status of the BUSY bit. The BUSY bit is a 1 during the Chip Erase cycle and becomes a 0 when finished and the device is ready to accept other instructions again. After the Chip Erase cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Chip Erase instruction will not be executed if any page is protected by the Block Protect (SEC, TB, BP2, BP1, and BP0) bits (see Status Register Memory Protection table).




Figure 7.10 Chip Erase Instruction

7.2.6 Erase / Program Suspend (75h)

The Erase / Program Suspend command allows the system to interrupt a Sector or Block Erase operation, then read from or program data to any other sector. The Erase / Program Suspend command also allows the system to interrupt a Page Program operation and then read from any other page or erase any other sector or block. The Erase / Program Suspend command sequence is shown in Figure 7.11.

The Write Status Registers command (01h, 31h), and Erase commands (20h, 52h, D8h, C7h, 60h, 44h) are not allowed during Erase Suspend. Erase Suspend is valid only during the Sector or Block erase operation. If written during the Chip Erase operation, the Erase Suspend command is ignored. The Write Status Registers command (01h, 31h), and Program commands (02h, 32h, 42h) are not allowed during Program Suspend is valid during the Page Program or Quad Page Program operation.

The Erase / Program Suspend command 75h will be accepted by the device only if the SUS bit in the Status Register equals to 0 and the BUSY bit equals to 1 while a Sector or Block Erase or a Page Program operation is on-going. If the SUS bit equals to 1 or the BUSY bit equals to 0, the Suspend command will be ignored by the device. Program or Erase command for the sector that is being suspended will be ignored.

A maximum of time of t_{SUS} (Section 8.5, AC Electrical Characteristics) is required to suspend the erase or program operation. The BUSY bit in the Status Register will be cleared from 1 to 0 within t_{SUS} and the SUS bit in the Status Register will be set from 0 to 1 immediately after Erase/Program Suspend. For a previously resumed Erase/Program operation, it is also required that the Suspend command 75h is not issued earlier than a minimum of time of t_{SUS} following the preceding Resume command 7Ah.

Unexpected power off during the Erase / Program suspend state will reset the device and release the suspend state. SUS bit in the Status Register will also reset to 0. The data within the page, sector or block that was being suspended may become corrupted. It is recommended for the user to implement system design techniques to prevent accidental power interruption, provide non-volatile tracking of in process program or erase commands, and preserve data integrity by evaluating the non-volatile program or erase tracking information during each system power up in order to identify and repair (re-erase and re-program) any improperly terminated program or erase operations.




Figure 7.11 Erase / Program Suspend Instruction

7.2.7 Erase / Program Resume (7Ah)

The Erase / Program Resume command "7Ah" must be written to resume the Sector or Block Erase operation or the Page Program operation after an Erase / Program Suspend. The Resume command "7Ah" will be accepted by the device only if the SUS bit in the Status Register equals to 1 and the BUSY bit equals to 0. After the Resume command is issued the SUS bit will be cleared from 1 to 0 immediately, the BUSY bit will be set from 0 to 1 within 200 ns and the Sector or Block will complete the erase operation or the page will complete the program operation. If the SUS bit equals to 0 or the BUSY bit equals to 1, the Resume command "7Ah" will be ignored by the device. The Erase / Program Resume command sequence is shown in Figure 7.12. It is required that a subsequent Erase / Program Suspend command not to be issued within a minimum of time of "t_{SUS}" following a Resume command.




Figure 7.12 Erase/Program Resume Instruction



7.3 Read Commands

7.3.1 Read Data (03h)

The Read Data instruction allows one more data bytes to be sequentially read from the memory. The instruction is initiated by driving the CS# pin low and then shifting the instruction code "03h" followed by a 24-bit address (A23-A0) into the DI pin. The code and address bits are latched on the rising edge of the CLK pin. After the address is received, the data byte of the addressed memory location will be shifted out on the DO pin at the falling edge of CLK with most significant bit (MSB) first. The address is automatically incremented to the next higher address after each byte of data is shifted out allowing for a continuous stream of data. This means that the entire memory can be accessed with a single instruction as long as the clock continues. The instruction is completed by driving CS# high.

The Read Data instruction sequence is shown in Figure 7.13. If a Read Data instruction is issued while an Erase, Program or Write cycle is in process (BUSY=1) the instruction is ignored and will not have any effects on the current cycle. The Read Data instruction allows clock rates from D.C. to a maximum of f_R (see AC Electrical Characteristics).





Figure 7.13 Read Data Instruction

7.3.2 Fast Read (0Bh)

The Fast Read instruction is similar to the Read Data instruction except that it can operate at the highest possible frequency of F_R (see AC Electrical Characteristics). This is accomplished by adding eight "dummy" clocks after the 24-bit address as shown in Figure 7.14. The dummy clocks allow the devices internal circuits additional time for setting up the initial address. During the dummy clocks the data value on the DI pin is a "don't care".



7.3.3 Fast Read Dual Output (3Bh)

The Fast Read Dual Output (3Bh) instruction is similar to the standard Fast Read (0Bh) instruction except that data is output on two pins, DO and DI, instead of just DO. This allows data to be transferred from the XM25QE16B at twice the rate of standard SPI devices. The Fast Read Dual Output instruction is ideal for quickly downloading code from Flash to RAM upon power-up or for applications that cache code-segments to RAM for execution.

Similar to the Fast Read instruction, the Fast Read Dual Output instruction can operate at the highest possible frequency of F_R (see AC Electrical Characteristics). This is accomplished by adding eight "dummy" clocks after the 24-bit address as shown in Figure 7.15. The dummy clocks allow the device's internal circuits



additional time for setting up the initial address. The input data during the dummy clocks is "don't care". However, the DI pin should be high-impedance prior to the falling edge of the first data out clock.




Figure 7.15 Fast Read Dual Output Instruction Sequence Diagram

7.3.4 Fast Read Quad Output (6Bh)

The Fast Read Quad Output (6Bh) instruction is similar to the Fast Dual Output (3Bh) instruction except that data is output on four pins, IO0, IO1, IO2 and IO3. A Quad enable of status Register-2 must be executed before the device will accept the Fast Read Quad Output Instruction (Status Register bit QE must equal 1). The Fast Read Quad Output Instruction allows data to be transferred from XM25QE16B at four times the rate of standard SPI devices.

The Fast Read Quad Output instruction can operate at the highest possible frequency of F_R (see AC Electrical Characteristics). This is accomplished by adding "dummy" clocks after the 24-bit address as shown in Figure 7.16. The input data during the dummy clocks is "don't care". However, the IO pins should be high-impedance prior to the falling edge of the first data out clock.




Figure 7.16 Fast Read Quad Output Instruction


7.3.5 Fast Read Dual I/O (BBh)

The Fast Read Dual I/O (BBh) instruction allows for improved random access while maintaining two IO pins, IO0 and IO1. It is similar to the Fast Read Dual Output (3Bh) instruction but with the capability to input the Address bits (A23-0) two bits per dock. This reduced instruction overhead may allow for code execution (XIP) directly from the Dual SPI in some applications.

Fast Read Dual I/O with "Continuous Read Mode"

The Fast Read Dual I/O instruction can further reduce instruction overhead through setting the "Continuous Read Mode" bits (M7-0) after the input Address bits (A23-0), as shown in Figure 7.17. The upper nibble of the (M7-4) controls the length of the next Fast Read Dual I/O instruction through the inclusion or exclusion of the first byte instruction code. The lower nibble bits of the (M3-0) are don't care ("X"). However, the IO pins should be high-impedance prior to the falling edge of the first data out clock. It is recommended to input FFFFh on IO0 for the next instruction (16 clocks), to ensure M4 = 1 and return the device to normal operation.







Note:

1. Least significant 4 bits of Mode are don't care and it is optional for the host to drive these bits. The host may turn off drive during these cycles to increase bus turnaround time between Mode bits from host and returning data from the memory




Figure 7.18 Fast Read Dual I/O Instruction (Initial command or previous M5-4=10)


7.3.6 Fast Read Quad I/O (EBh)

The Fast Read Quad I/O (EBh) command is similar to the Fast Read Dual I/O (BBh) command except that address and data bits are input and output through four pins IOO, IO1, IO2 and IO3 and Dummy clock are required prior to the data output. The Quad I/O dramatically reduces instruction overhead allowing faster random access for code execution (XIP) directly from the Quad SPI. The Quad Enable bit (QE) of Status Register-2 must be set to enable the Fast Read Quad I/O Command.

Fast Read Quad I/O with "Continuous Read Mode"

The Fast Read Quad I/O command can further reduce instruction overhead through setting the "Continuous Read Mode" bits (M7-0) after the input Address bits (A23-0), as shown in Figure 7.19, Fast Read Quad I/O Command Sequence (Initial command or previous M5-4 \neq 10). The upper nibble of the (M7-4) controls the length of the next Fast Read Quad I/O command through the inclusion or exclusion of the first byte instruction code. The lower nibble bits of the (M3-0) are don't care ("X"). However, the IO pins should be high-impedance prior to the falling edge of the first data out clock.

If the "Continuous Read Mode" bits M5-4 = (1,0), then the next Fast Read Quad I/O command (after CS# is raised and then lowered) does not require the EBh instruction code, as shown in Figure 7.20, Fast Read Quad I/O Command Sequence (Previous command set M5-4 = 10). This reduces the command sequence by eight clocks and allows the Read address to be immediately entered after CS# is asserted low. If the "Continuous Read Mode" bits M5-4 do not equal to (1, 0), the next command (after CS# is raised and then lowered) requires the first byte instruction code, thus returning to normal operation. It is recommended to input FFh on IO0 for the next instruction (8 clocks), to ensure M4=1 and return the device to normal operation.





CS#	1				
	յուսիսիսու	μı	ЛЛ	μı	րդե
IO04 0 4 0	20 4 0 4 0	4 0	4 0	4 0	4 0
IO15 1 5 1	21 { 5 1 5 1	5 1	5 1	5 1	5 1
IO2 6 2 6 2	22 \ 6 2 6 2	62	6 2	6 2	6 2
IO3	23 7 3 7 3	7 3	7 3	7 3	7 3
	Address Mode Dummy*	< ^{D1} →	< ^{D2} →	< ^{D3} →	↓ ^{D4}
* Th defa	e Dummy Cycles is set by SR3[3:0], the ult is 4 dummy, see details in Table 6.5				

Figure 7.20 Fast Read Quad I/O Instruction(Previous command set M5-4 = 10)

Fast Read Quad I/O with "8/16/32/64-Byte Wrap Around"

The Fast Read Quad I/O command can also be used to access a specific portion within a page by issuing a "Set Burst with Wrap" command prior to EBh. The "Set Burst with Wrap" command can either enable or disable the "Wrap Around" feature for the following EBh commands. When "Wrap Around" is enabled, the data being accessed can be limited to 8/16/32/64-byte section of data. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64-byte section, the output will wrap around to the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-bytes) of data without issuing multiple read commands.

The "Set Burst with Wrap" command allows three "Wrap Bits", W6-4 to be set. The W4 bit is used to enable or disable the "Wrap Around" operation while W6-5 is used to specify the length of the wrap around section within a page. See Section 7.3.9, Set Burst with Wrap (77h).

7.3.7 Word Read Quad I/O (E7h)

The Word Read Quad I/O (E7h) instruction is similar to the Fast Quad I/O (EBh) instruction except that the lowest Address bit (A0) must equal to 0 and only two Dummy clocks are required prior to the data output. The Quad I/O dramatically reduces instruction overhead allowing faster random access for code execution (XIP) directly from the Quad SPI. The Quad Enable bit (QE) of Status Register-2 must be set to enable the Word Read Quad I/O instruction.

Word Read Quad I/O with "Continuous Read Mode"

The Word Read Quad I/O instruction can further reduce instruction overhead through setting the "Continuous Read Mode" bits (M7-0) after the input Address bits (A23-0), as shown in Figure 7.21. The upper nibble of the (M7-4) controls the length of the next Fast Read Quad I/O instruction through the inclusion or exclusion of the first byte instruction code. The lower nibble bits of the (M3-0) are don't care ("X"). However, the IO pins should be high-impedance prior to the falling edge of the first data out clock.

If the "Continuous Read Mode" bits M5-4 = (1,0), then the next Fast Read Quad I/O instruction (after CS# is raised and then lowered) does not require the E7h instruction code, as shown in Figure 7.22. This reduces the instruction sequence by eight clocks and allows the read address to be immediately entered after CS# is asserted low. The "Continuous Read Mode Reset" instruction is also able to reset M7-0 before issuing normal instructions.

CS#						_
CLK		ЛГ	ப	யா	րո	Ш
100	E7h 20 4 0 4 0	4 0	4 0	4 0	4 0	
101	21 5 1 5 1	5 1	5 1	5 1	5 1	
102	22 6 2 6 2	6 2	6 2	6 2	6 2	
103	23 \ 7 3 7 3	7 3	7 3	7 3	7 3	
	Address Mode Dummy		<	↔	< □4	

Figure 7.21 Word Read Quad I/O Instruction(Initial command or previous M5-4 ≠10)

CS#	
100 4 0 4 0	
IO15 1 5 1	
IO2 6 2 6 2	
103 7 3 7 3	
DN-1 DN	Address Mode Dummy CD1 CD2 CD3 CD4

Figure 7.22 Word Read Quad I/O Instruction(Initial command or previous M5-4 =10)

Word Read Quad I/O with "8/16/32/64-Byte Wrap Around" in Standard SPI mode

The Word Read Quad I/O instruction can also be used to access a specific portion within a page by issuing a "Set Burst with Wrap" (77h) command prior to E7h. The "Set Burst with Wrap" (77h) command can either enable or disable the "Wrap Around" feature for the following E7h commands. When "Wrap Around" is enabled, the data being accessed can be limited to either an 8, 16, 32 or 64-byte section of a 256-byte page. The output data starts at the initial address specified in the instruction, once it reaches the ending boundary of the 8/16/32/64-byte section, the output will wrap around to the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read commands.

The "Set Burst with Wrap" instruction allows three "Wrap Bits", W6-4 to be set. The W4 bit is used to enable or disable the "Wrap Around" operation while W6-5 are used to specify the length of the wrap around section within a page. See 7.3.9 for detail descriptions.

7.3.8 Octal Word Read Quad I/O (E3h)

The Octal Word Read Quad I/O (E3h) instruction is similar to the Fast Read Quad I/O (EBh) instruction except that the lower four Address bits (A0, A1, A2, A3) must equal 0. As a result, the dummy clocks are not required, which further reduces the instruction overhead allowing even faster random access for code execution (XIP). The Quad Enable bit (QE) of Status Register-2 must be set to enable the Octal Word Read Quad I/O Instruction.

Octal Word Read Quad I/O with "Continuous Read Mode"

The Octal Word Read Quad I/O instruction can further reduce instruction overhead through setting the "Continuous Read Mode" bits (M7-0) after the input Address bits (A23-0), as shown in Figure 7.23. The upper nibble of the (M7-4) controls the length of the next Octal Word Read Quad I/O instruction through the inclusion or exclusion of the first byte instruction code. The lower nibble bits of the (M3-0) are don't care ("x"). However, the IO pins should be high-impedance prior to the falling edge of the first data out clock.

If the "Continuous Read Mode" bits M5-4 = (1,0), then the next Fast Read Quad I/O instruction (after CS# is raised and then lowered) does not require the E3h instruction code, as shown in Figure 7.24. This reduces the instruction sequence by eight clocks and allows the Read address to be immediately entered after CS# is asserted low. If the "Continuous Read Mode" bits M5-4 do not equal to (1,0), the next instruction (after CS# is raised and then lowered) requires the first byte instruction code, thus returning to normal operation. It is recommended to input FFh on IO0 for the next instruction (8 clocks), to ensure M4= 1 and return the device to normal operation.




Figure 7.23 Octal Word Read Quad I/O Instruction(Initial command or previous M5-4 ≠10)




Figure 7.24 Octal Word Read Quad I/O Instruction(Initial command or previous M5-4 =10)

7.3.9 Set Burst with Wrap (77h)

The Set Burst with Wrap (77h) command is used in conjunction with "Fast Read Quad I/O" commands to access a fixed length and alignment of 8/16/32/64-bytes of data. Certain applications can benefit from this feature and improve the overall system code execution performance. This command loads the W4,W5,W6 bits. Similar to a Quad I/O command, the Set Burst with Wrap command is initiated by driving the CS# pin low and then shifting the instruction code "77h" followed by 24-dummy bits and 8 "Wrap Bits", W7-0. The command sequence is shown in Figure 7.25, Set Burst with Wrap Command Sequence. Wrap bit W7 and the lower nibble W3-0 are not used.

W6, W5	W4	l=0	W4=1(D	EFAULT)
W0, W5	Wrap Around	Wrap Length	Wrap Around	Wrap Length
0,0	Yes	8-byte	No	N/A
0,1	Yes	16-byte	No	N/A
1,0	Yes	32-byte	No	N/A
1,1	Yes	64-byte	No	N/A

Once W6-4 is set by a Set Burst with Wrap command, all the following "Fast Read Quad I/O" commands will use the W6-4 setting to access the 8/16/32/64-byte section of data. Note, Status Register-2 QE bit (SR2[1]) must be set to 1 in order to use the Fast Read Quad I/O and Set Burst with Wrap commands. To exit the "Wrap Around" function and return to normal read operation, another Set Burst with Wrap command should be issued to set W4 = 1. The default value of W4 upon power on is 1.




Figure 7.25 Set Burst with Wrap Instruction

7.4 Reset Commands

Software controlled Reset commands restore the device to its initial power up state, by reloading volatile registers from non-volatile default values. If a software reset is initiated during a Erase, Program or Writing Register operation the data in that Sector, Page or Register is not stable, the operation that was interrupted needs to be initiated again. Once the Reset instruction is accepted, any on-going internal operations will be terminated and the device will return to its default power-on state and lose all the current volatile settings, such as Volatile Status Register bits, Write Enable Latch (WEL) status, Program/Erase Suspend status, Read parameter setting (P7-P0), Continuous Read Mode bit setting (M7-M0) and Wrap Bit setting (W6-W4).

When the device is in Deep Power-Down mode, the software reset command is ignored and has no effect. To reset the device send the Release Power down command (ABh) and after time duration of t_{RES1} the device will resume normal operation and the software reset command will be accepted.

A software reset is initiated by the Software Reset Enable command (66h) followed by Software Reset command (99h) and then executed when CS# is brought high after t_{RCH} time at the end of the Software Reset instruction and requires t_{RST} time before executing the next Instruction after the Software Reset. See Figure 8.7, Software Reset Input Timing. Note that CS# must be brought high after t_{RCH} time, or the Software Reset will not be executed.




Figure 7.26 Software Reset Instruction

7.4.1 Software Reset Enable (66h)

The Reset Enable (66h) command is required immediately before a software reset command (99h) such that a software reset is a sequence of the two commands. Any command other than Reset (99h) following the Reset Enable (66h) command, will clear the reset enable condition and prevent a later Reset (99h) command from being recognized.

7.4.2 Software Reset (99h)

The Reset (99h) command immediately following a Reset Enable (66h) command, initiates the software reset process. Any command other than Reset (99h) following the Reset Enable (66h) command, will clear the reset enable condition and prevent a later Reset (99h) command from being recognized.



7.5 ID and Security Commands

7.5.1 Deep Power-down (DP) (B9h)

Although the standby current during normal operation is relatively low, standby current can be further reduced with the Power-down instruction. The lower power consumption makes the Power- down instruction especially useful for battery powered applications (See ICC1 and ICC2 in AC Characteristics). The instruction is initiated by driving the CS# pin low and shifting the instruction code "B9h" as shown in Figure 7.27.

The CS# pin must be driven high after the eighth bit has been latched. If this is not done, the Powerdown instruction will not be executed. After CS# is driven high, the power-down state will enter within the time duration of t_{DP} (See AC Characteristics). While in the power-down state only the Release from Power-down / Device ID instruction, which restores the device to normal operation, will be recognized. All other instructions are ignored. This includes the Read Status Register instruction, which is always available during normal operation. Ignoring all but one instruction makes the Power Down state a useful condition for securing maximum write protection. The device always powers-up in the normal operation with the standby current of ICC1.




Figure 7.27 Deep Power-down Instruction

7.5.2 Release Power-down / Device ID (ABh)

The Release from Power-down / Device ID instruction is a multi-purpose instruction. It can be used to release the device from the power-down state, obtain the devices electronic identification (ID) number or both.

To release the device from the power-down state, the instruction is issued by driving the CS# pin low, shifting the instruction code "ABh" and driving CS# high as shown in Figure 7.28. After the time duration of t_{RES1} (See AC Characteristics) the device will resume normal operation and other instructions will be accepted. The CS# pin must remain high during the t_{RES1} time duration.

When used only to obtain the Device ID during the non-power-down state, the instruction is initiated by driving the CS# pin low and shifting the instruction code "ABh" followed by 3-dummy bytes. The Device ID bits will then be shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 7.29. The Device ID value for the XM25QE16B is listed in Manufacturer and Device Identification table. The Device ID can be read continuously. The instruction is completed by driving CS# high.

When used to release the device from the power-down state and obtain the Device ID, the instruction is the same as previously described, and shown in Figure 7.29, except that after CS# is driven high it must remain high for a time duration of t_{RES2} (See AC Characteristics). After this time duration the device will resume normal operation and other instructions will be accepted. If the Release from Power-down / Device ID instruction is issued within Erase, Program or Write cycle (when BUSY equals 1), the instruction is ignored and will not have any effects on the current cycle.




Figure 7.28 Release Power-down Instruction






Figure 7.29a Release Power-down / Device ID

7.5.3 Read Manufacturer / Device ID (90h)

The Read Manufacturer/Device ID instruction is an alternative to the Release from Power-down/Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID.

The Read Manufacturer/Device ID instruction is very similar to the Release from Power-down / Device ID instruction. The instruction is initiated by driving the CS# pin low and shifting the instruction code "90h" followed by a 24-bit address (A23-A0) of 000000h. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 7.30. If the 24-bit address is initially set to 000001h the Device ID will be read first and then followed by the Manufacturer ID. The Manufacturer and Device IDs can be read continuously, alternating from one to the other. The command is completed by driving CS# high.





Figure 7.30a Read Manufacturer/Device ID

7.5.4 Read Identification (RDID) (9Fh)

For compatibility reasons, the XM25QE16B provides several instructions to electronically determine the identity of the device. The Read JEDEC ID instruction is compatible with the JEDEC standard for SPI compatible serial memories that was adopted in 2003.

The instruction is initiated by driving the CS# pin low and shifting the instruction code "9Fh". The JEDEC assigned Manufacturer ID byte and two Device ID bytes, Memory Type (ID15-ID8) and Capacity (ID7-ID0) are then shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 7.31. For memory type and capacity values, refer to Manufacturer and Device Identification table.




7.5.5 Read SFDP Register (5Ah)

The Read SFDP command is initiated by driving the CS# pin low and shifting the instruction code "5Ah" followed by a 24-bit address (A23-A0) into the DI pin. Eight "dummy" clocks are also required before the SFDP register contents are shifted out on the falling edge of the 40th CLK with most significant bit (MSB) first



as shown in Figure 7.32.



Note: A23-A8 = 0; A7-A0 are used to define the starting byte address for the 256-byte SFDP Register.

Figure 7.32 Read SFDP Register Instruction

7.5.6 Erase Security Registers (44h)

The XM25QE16B offers three 256-byte Security Registers which can be erased and programmed individually. These registers may be used by system manufacturers to store security and other important information separately from the main memory array.

The Erase Security Register command is similar to the Sector Erase command. A Write Enable command must be executed before the device will accept the Erase Security Register Command (Status Register bit WEL must equal to 1). The command is initiated by driving the CS# pin low and shifting the instruction code "44h" followed by a 24-bit address (A23-A0) to erase one of the security registers.

Address	A23-16	A15-8	A7-0
Security Register-1	00h	10h	xxh
Security Register-2	00h	20h	xxh
Security Register-3	00h	30h	xxh

Note:

1. Addresses outside the ranges in the table have undefined results.

The Erase Security Register command sequence is shown in Figure 7.33. The CS# pin must be driven high after the eighth bit of the last byte has been latched. If this is not done the command will not be executed. After CS# is driven high, the self-timed Erase Security Register operation will commence for a time duration of t_{SE} (see Section 8.5, AC Electrical Characteristics). While the Erase Security Register cycle is in progress, the Read Status Register command may still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the erase cycle and becomes a 0 when the cycle is finished and the device is ready to accept other commands again. After the Erase Security Register cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Security Register Lock Bits (LB[3:1]) in the Status Register-2 can be used to OTP protect the security registers. Once a lock bit is set to 1, the corresponding security register will be permanently locked, and an Erase Security Register command to that register will be ignored.




Figure 7.33 Erase Security Registers Instruction

7.5.7 Program Security Registers (42h)

The Program Security Register command is similar to the Page Program command. It allows from one byte to 256 bytes of security register data to be programmed at previously erased (FFh) memory locations. A Write Enable command must be executed before the device will accept the Program Security Register Command (Status Register bit WEL= 1). The command is initiated by driving the CS# pin low then shifting the instruction code "42h" followed by a 24-bit address (A23-A0) and at least one data byte, into the DI pin. The

CS# pin must be held low for the entire length of the command while data is being sent to the device.

Address	A23-16	A15-8	A7-0
Security Register-1	00h	10h	Byte Address
Security Register-2	00h	20h	Byte Address
Security Register-3	00h	30h	Byte Address
Note			

1. Addresses outside the ranges in the table have undefined results.

The Program Security Register command sequence is shown in Figure 7.34. The Security Register Lock Bits (LB3:1) in the Status Register-2 can be used to OTP protect the security registers. Once a lock bit is set to 1, the corresponding security register will be permanently locked, and a Program Security Register command to that register will be ignored.




Figure 7.34 Program Security Registers Instruction

7.5.8 Read Security Registers (48h)

The Read Security Register command is similar to the Fast Read command and allows one or more data bytes to be sequentially read from one of the three security registers. The command is initiated by driving the CS# pin low and then shifting the instruction code "48h" followed by a 24-bit address (A23-A0) and eight "dummy" clocks into the DI pin. The code and address bits are latched on the rising edge of the CLK pin. After the address is received, and following the eight dummy cycles, the data byte of the addressed memory location will be shifted out on the DO pin at the falling edge of CLK with most significant bit (MSB) first. Locations with address bits A23-A16 not equal to zero, have undefined data. The byte address is automatically incremented to the next byte address after each byte of data is shifted out. Once the byte address reaches the last byte of the register (FFh), it will reset to the first byte of the register command sequence is shown in Figure 7.35. If a Read Security Register command is issued while an Erase, Program, or Write cycle is in process (BUSY=1), the command is ignored and will not have any effects on the current cycle. The Read Security Register command allows clock rates from DC to a maximum of FR (see Section 8.5, AC Electrical Characteristics).

Address	A23-16	A15-8	A7-0
Security Register-1	00h	10h	Byte Address
Security Register-2	00h	20h	Byte Address
Security Register-3	00h	30h	Byte Address

Note:

1. Addresses outside the ranges in the table have undefined results.




Figure 7.35 Read Security Registers Instruction

7.5.9 Read Manufacturer / Device ID Dual I/O (92h)

The Read Manufacturer / Device ID Dual I/O instruction is an alternative to the Read Manufacturer /



Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID at 2x speed.

The Read Manufacturer / Device ID Dual I/O instruction is similar to the Fast Read Dual I/O instruction. The instruction is initiated by driving the CS# pin low and shifting the instruction code "92h" followed by a 24-bit address (A23-A0) of 000000h, but with the capability to input the Address bits two bits per clock. After which, the Manufacturer ID and the Device ID are shifted out 2 bits per clock on the falling edge of CLK with most significant bits (MSB) first as shown in Figure 7.36. The Device ID values for the XM25QE16B are listed in Manufacturer and Device Identification table. The Manufacturer and Device IDs can be read continuously, alternating from one to the other. The instruction is completed by driving CS# high.




Figure 7.36 Read Manufacturer/Device ID Dual I/O Instruction

Note:

1. The "Continuous Read Mode" bits M7-0 must be set to Fxh to be compatible with Fast Read Dual I/O instruction.

7.5.10 Read Manufacturer / Device ID Quad I/O (94h)

The Read Manufacturer / Device ID Quad I/O instruction is an alternative to Read Manufacturer / Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID at 4 x speeds.

The Read Manufacturer / Device ID Quad I/O instruction is similar to the Fast Read Quad I/O instruction. The instruction is initiated by driving the CS# pin low and shifting the instruction code "94h" followed by a 24-bit address(A23-A0) of 000000h, 8-bit Continuous Read Mode Bits and then four clock dummy cycles, with the capability to input the Address bits four bits per clock. After that, the Manufacturer ID and the Device ID are shifted out four bits per clock on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 7.37. The Device ID values for XM25QE16B are listed in Manufacturer and Device Identification table. The Manufacturer and Device IDs can be read continuously, alternating from one to the other. The instruction is completed by driving CS# high.




Figure 7.37 Read Manufacturer/Device ID Quad I/O Instruction

Note:

1. The "Continuous Read Mode" bits M7-0 must be set to Fxh to be compatible with Fast Read Quad I/O instruction.

7.5.11 Read Unique ID Number (4Bh)

The Read Unique ID Number instruction accesses a factory-set read-only 64-bit number which is unique



to each XM25QE16B device. The ID number can be used in conjunction with user software methods to help prevent copying or cloning of a system. The Read Unique ID instruction is initiated by driving the CS# pin low and shifting the instruction code "4Bh" followed by four bytes dummy clocks. After that, the 64-bit ID is shifted out on the falling edge of CLK as shown in Figure 7.38.




Figure 7.38 Read unique ID Number Instruction

8. ELECTRICAL CHARACTERISTIC




Figure 8.1 Power-up Timing

PARAMETER	TER SYMBOL		TYPE		
	OTIMEOL	MIN	MAX	UNIT	
Vcc(minimum operation voltage)	Vcc(min)	2.7	-	V	
Vcc(cut off where re-initialization is needed)	Vcc(cut off)	2.1	-	V	
Vcc(low voltage for initialization to occur)	Vcc(low)	1.0	-	V	
Vcc (min) to CS# Low	tVSL ⁽¹⁾	10	-	μs	
Time Delay Before Write Instruction	tPUW ⁽¹⁾	1	10	ms	
Vcc (low) time	tPD	10	-	μs	
Write Inhibit Threshold Voltage	VWI ⁽¹⁾	1	2	V	

Table 8.1 Power-up Timing

Notes:

(1) The parameters are characterized only. (2) V_{CC} (max.) is 3.6V and V_{CC} (min.) is 2.7V.




Figure 8.2 Power-Down and Voltage Drop

8.1. Absolute Maximum Ratings

Stresses above the values mentioned as following may cause permanent damage to the device. These values are for a stress rating only and do not imply that the device should be operated at conditions up to or above these values.

PARAMETERS ⁽²⁾	SYMBOL	CONDITIONS	RANGE	UNIT
Supply Voltage	V _{cc}		-0.6 to +4.0	V
Voltage applied on any pin	V _{IO}	Relative to Ground	-0.6 to V _{cc} +0.4	V
Transient Voltage on any Pin	V _{IOT}	<20ns Transient Relative to Ground	-2.0 to V _{CC} +2.0	V
Storage Temperature	T _{STG}		-65 to +150	°C
Lead Temperature	T _{LEAD}		See Note ⁽³⁾	°C
Electrostatic Discharge Voltage	V_{ESD}	Human Body Model ⁽⁴⁾	-2000 to +2000	V

Table 8.2 ⁽¹⁾ Absolute Maximum Rating	
--	--

Notes:

(1) This device has been designed and tested for the specified operation ranges. Proper operation outside these levels is not guaranteed. Exposure to absolute maximum ratings may affect device reliability. Exposure beyond absolute maximum ratings may cause permanent damage.

(2) Compatible to JEDEC Standard J-STD-20C for small body Sn-Pb or Pb-free (Green) assembly and the European directive on restrictions on hazardous substances (RoHS) 2002/95/EU.

(3) JEDEC Std. JESD22-A114A (C1=100 pF, R1=1500 ohms, R2=500 ohms).

8.2. Recommended Operating Ranges

Table 8.3 Recommended Operating Ranges

PARAMETER	SYMPOL	SYMBOL CONDITIONS		SPEC		
FARAWETER	STWBUL			MAX	UNIT	
Supply Voltage	$V_{CC}^{(1)}$	F _R =104MHz,f _R =45MHz	2.7	3.6	V	
Ambient Temperature, Operating	T _A	Industrial	-40	+85	°C	

Notes:

(1) Recommended Operating Ranges define those limits between which the functionality of the device is guaranteed.

8.3. DC Characteristics

				SPEC		
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
CIN ⁽¹⁾	Input Capacitance	$VIN = 0V^{(2)}$			6	pF
COUT ⁽¹⁾	Output Capacitance	$VOUT = 0V^{(2)}$			8	pF
ILI	Input Leakage				±2	uA
ILO	I/O Leakage				±2	uA
ICC1	Standby Current, HFM=0	$\begin{array}{l} \text{CS\#} = \text{V}_{\text{CC}}, \text{VIN} = \\ \text{GND or } \text{V}_{\text{CC}} \end{array}$		15	25	uA
ICC8	Standby Current, HFM=1	$\begin{array}{l} \text{CS\#} = \text{V}_{\text{CC}}, \text{VIN} = \\ \text{GND or } \text{V}_{\text{CC}} \end{array}$		40	60	uA
ICC2	Power-down Current	$CS\# = V_{CC}, VIN=$ GND or V _{CC}		3	8	uA
ICC3	Current Read Data / Dual/Quad Output Read 50MHz ⁽²⁾	$\begin{array}{l} C = 0.1 \ V_{CC} \ / \ 0.9 \\ V_{CC} \ DO = Open \end{array}$			9	mA
ICC3	Current Read Data / Dual/Quad Output Read 80MHz ⁽²⁾	$\begin{array}{l} C = 0.1 \ V_{CC} \ / \ 0.9 \\ V_{CC} \ DO = Open \end{array}$			12	mA
ICC3	Current Read Data / Dual/Quad Output Read 104MHz ⁽²⁾	C = 0.1 V _{CC} / 0.9 V _{CC} DO = Open			15	mA
ICC4	Current Page Program	CS# = V _{CC}		12	25	mA
ICC5	Current Write Status Register	CS# = V _{CC}		6	15	mA
ICC6	Current Sector/Block Erase	CS# = Vcc		12	20	mA
ICC7	Current Chip Erase	$CS\# = V_{CC}$		15	25	mA
VIL	Input Low Voltage		-0.5		V _{CC} ×0.2	V
VIH	Input High Voltage		V _{CC} ×0.8			V
VOL	Output Low Voltage	IOL = 100 uA			0.2	V
VOH	Output High Voltage	IOH = - 100 uA	V _{CC} - 0.2			V

Table 8.4 DC Characteristics

Notes:

(1) Tested on sample basis and specified through design and characterization data. $T_A=25^{\circ}$ C, $V_{CC}=3V$. (2) All 1 Pattern.

8.4. AC Measurement Conditions

Table 8.5 AC Measurement Conditions							
Symbol	PARAMETER	Min.	Max.	Unit			
CL	Load Capacitance		30	pF			
TR, TF	Input Rise and Fall Times		5	ns			
VIN	Input Pulse Voltages	0.2V _{CC} to 0.8V _{CC}		V			
VtIN	Input Timing Reference Voltages	$0.3V_{CC}$ to $0.7V_{CC}$		V			
VtON	Output Timing Reference Voltages	0.5 V _C	V				




Figure 8.3 AC Measurement I/O Waveform

8.5. AC Electrical Characteristics

SYMBOL	ALT	Parameter	MIN	TYP	MAX	UNIT
${\sf F_R}^{(5)}$	fc	Clock frequency for all instructions, except Read Data (03h) 2.7V-3.6V $V_{\rm CC}$	D.C. 10		104	MHz
f _R		Clock frequency for Read Data instruction (03h) 2.7V-3.6V V_{CC}	D.C.		45	MHz
$t_{CLH}, t_{CLL}^{(1)}$		Clock High, Low Time for all instructions except Read Data (03h)	4			ns
$t_{CRLH}, t_{CRLL}^{(1)}$		Clock High, Low Time for Read Data (03h) instruction	6			ns
$\frac{t_{CRLH}, t_{CRLL}^{(1)}}{t_{CLCH}^{(2)}}$		Clock Rise Time peak to peak	0.1			V/ns
t _{CHCL} ⁽²⁾		Clock Fall Time peak to peak	0.1			V/ns
t _{slCH}	t _{css}	CS# Active Setup Time relative to CLK	5			ns
t _{CHSL}		CS# Not Active Hold Time relative to CLK	5			ns
t _{DVCH}	t _{DSU}	Data In Setup Time	2			ns
t _{CHDX}	t _{DH}	Data In Hold Time	5			ns
t _{CHSH}		CS# Active Hold Time relative to CLK	5			ns
t _{shch}		CS# Not Active Setup Time relative to CLK	5			ns
t _{SHSL1}	t _{CSH}	CS# Deselect Time for Array Read→Array Read	100			ns
t _{SHSL2}	t _{CSH}	CS# Deselect Time for Erase/Program→Read SR Volatile Status Register Write Time	50			ns
t _{SHQZ} ⁽²⁾	t _{DIS}	Output Disable Time			7	ns
t _{CLQV}	t _v	Clock Low to Output Valid 2.7V- 3.6V			7	ns
t _{CLQX}	t _{HO}	Output Hold Time	2		,	ns
t _{HLCH}	110	HOLD# Active Setup Time relative to CLK	5			ns
t _{CHHH}		HOLD# Active Hold Time relative to CLK	5			ns
t _{HHCH}		HOLD# Not Active Setup Time relative to CLK	5			ns
t _{CHHL}		HOLD# Not Active Hold Time relative to CLK	5			ns
t _{HHQX}	$t_{LZ}^{(2)}$	HOLD# to Output Low-Z			7	ns
t _{HLQZ}	t _{HZ} ⁽²⁾	HOLD# to Output High-Z			12	ns
t _{WHSL} ⁽³⁾		Write Protect Setup Time Before CS# Low	20			ns
t _{SHWL} ⁽³⁾		Write Protect Hold Time After CS# High	100			ns
t _{DP} ⁽²⁾		CS# High to Power-down Mode			3	μs
t _{RES1} ⁽²⁾		CS# High to Standby Mode without Electronic Signature Read			8	μs
t _{RES2} ⁽²⁾		CS# High to Standby Mode with Electronic Signature Read			6	μs
t _{sus} ⁽²⁾		CS# High to next Command after Suspend			20	μs
t _W		Write Status Register Time		10	100	ms
t _{PP}		Page Program Time		0.6	2.5	ms
t _{SE}		Sector Erase Time (4KB)		40	400	ms
t _{BE1}		Block Erase Time (32KB)		150	800	ms
t _{BE2}		ock Erase Time (64KB) 200 2000		ms		
t _{CE}		Chip Erase Time		8	25	S
$t_{RCH}^{(2)}$		End of Reset Instruction to CE# High	40			ns
t _{RST} ⁽²⁾⁽⁴⁾		CE# High to next Instruction after Reset	10			μs

Table 8.6 AC Electrical Characteristics


Notes:

(1)Clock high + Clock low must be less than or equal to $1/f_c$. (2)Value guaranteed by design and/or characterization, not 100% tested in production.

(3) Only applicable as a constraint for a Write Status Register instruction when Sector Protect Bit is set to 1. (4) For multiple bytes after first byte within a page, $t_{BPN} = t_{BP1} + t_{BP2} * N$ (typical) and $t_{BPN} = t_{BP1} + t_{BP2} * N$ (max), where N = number of bytes programmed.

(5) For Fast Read Quad I/O (EBh) when HFM=0, 2.7V-3.6V V_{CC} , the Max value of F_R is 80MHz. (6) It's possible to reset the device with shorter tRESET (as short as a few hundred ns), a 1us minimum is recommended to ensure reliable operation.








Figure 8.5 Input Timing





Figure 8.6 Hold Timing






9. PACKAGE MECHANICAL

9.1. SOP 150mil 8L


		ii b		A Solar		C	
Cumhal	Millimeters			Inches			
Symbol	Min	Nom	Max	Min	Nom	Max	
А	1.499	1.6245	1.750	0.0590	0.0640	0.0689	
A1	0.102	0.1755	0.249	0.0040	0.0069	0.0098	
A2	1.397				0.055		
а	0.406	0.6475	0.889	0.0160	0.0255	0.035	
b	0.406			0.0160			
С		0.2		0.0079			
е	1.27			0.0500			
D	4.852	4.902	4.952	0.1910	0.1930	0.1950	
E	5.842	6.02	6.198	0.2300	0.2370	0.2440	
E1	3.877	3.927	3.997	0.1526	0.1546	0.157	

9.2. SOP 208mil 8L




Symbol	Millimeters			Inches			
Symbol	Min	Nom	Max	Min	Nom	Max	
А	1.751	1.9525	2.154	0.0689	0.0769	0.0848	
A1	0.050	0.1495	0.249	0.0020	0.0059	0.0098	
A2		1.701		0.0670			
а	0.508	0.635	0.762	0.0200	0.0250	0.0300	
b	0.406				0.0160		
с	0.2			0.0079			
е	1.27			0.0500			
D	5.130	5.232	5.334	0.2020	0.2060	0.2100	
E	7.747	7.912	8.077	0.3050	0.3115	0.3180	
E1	5.182	5.2835	5.385	0.2040	0.2080	0.2120	

9.3. WSON 5x6 8L




Symbol		Millimeters		Inches			
	Min	Nom	Max	Min	Nom	Max	
A	0.70	0.75	0.80	0.028	0.030	0.031	
A1	0.00	0.02	0.05	0.000	0.001	0.002	
b	0.35	0.40	0.45	0.014	0.016	0.018	
A3		0.203 REF			0.008 REF		
D	4.90	5.00	5.10	0.193	0.197	0.201	
D2	4.20	4.30	4.40	0.165	0.169	0.173	
E	5.90	6.00	6.10	0.232	0.236	0.240	
E2	3.30	3.40	3.50	0.130	0.134	0.138	
е		1.27 BSC		0.050 BSC			
L	0.50	0.60	0.70	0.020	0.024	0.028	
eee	0.00		0.08	0.000		0.003	

9.4. USON 4x3 8L



9.5. USON 2x3 8L





Symbol		Millimeters		Inches			
Symbol	Min	Nom	Max	Min	Nom	Max	
A	0.40	0.46	0.50	0.016	0.018	0.020	
A1	0.00	0.02	0.05	0.000	0.001	0.002	
b	0.20	0.25	0.30	0.008	0.010	0.012	
A3		0.152 REF			0.006 REF		
D	1.90	2.00	2.10	0.075	0.079	0.083	
D2	1.55	1.60	1.65	0.061	0.063	0.065	
E	2.90	3.00	3.10	0.114	0.118	0.122	
E2	0.15	0.20	0.25	0.006	0.008	0.010	
e		0.50 BSC 0.020 BSC					
L	0.35	0.45	0.55	0.014	0.018	0.022	
eee	0.00		0.08	0.000		0.003	



REVISION LIST

Version	Description	Date
1.0	Initial Release	2018/05/04
2.0	 Change Feature "Low power supply operation" from 2.3V-3.6V to 2.7V-3.6V, Page 4. Change V_{CC} Pin Power Supply from (2.3-3.6V) to (2.7-3.6V) in Table 4.1, Page 9. Change DRV0 default state from 0 to 1 in Table 6.3, Page23. Delete Driver Strength value 75% and 100% in 6.2.12 "Output Driver Strength", Page 25. Change the MIN value of V_{CC} from 2.3 to 2.7 in Table 8.1, Page 53. Change Condition "F_R =120MHz, f_R =55MHz" to "F_R =104MHz, f_R =45MHz" in Table 8.3, Page54. Delete Recommended Operating Ranges of Supply Voltage (2.3V to 2.7V) in Table 8.3, Page 54. Change the TYP value of ICC4 from 8 to 12, the MAX value of ICC4 from 12 to 16 in Table 8.4, Page 55. Change the MIN value of VIL from V_{CC}×0.3 to V_{CC}×0.2 in Table 8.4, Page 55. Change the MIN value of VIH from V_{CC}×0.7 to V_{CC}×0.8 in Table 8.4, Page 55. Change the MAX value of F_R from 120 MHz to 104 MHz for 2.7V-3.6V V_{CC} in Table 8.6, Page 56. Change the MAX value of F_R from 55MHz to 45MHz in Table 8.6, Page 56. Change the MAX value of f_R from 300 to 400 in Table 8.6, Page 56. 	2019/03/29
2.1	Change t _{SHSL} to t _{SHSL1} and t _{SHSL2} in Table 8.6 in P56	2019/04/23
2.2	Change "Typical 100K erase/program cycles" to "Minimum 100K erase/program cycles" in FEATURES description in Page4	
2.3	Remove Note in Fig 7.14a	2019/08/06
2.4	 Change the MAX value of ICC3 read 50Mhz from 15 to 9 in Table 8.4, Page 55. Change the MAX value of ICC3 read 80Mhz from 18 to 12 in Table 8.4, Page 55. Change the MAX value of ICC3 read 104Mhz from 20 to 15 in Table 8.4, Page 55. Change the MAX value of ICC4 from 16 to 25 in Table 8.4, Page 55. Change the TYP value of ICC5 from 20 to 6 in Table 8.4, Page 55. Change the TYP value of ICC6 from 20 to 12 in Table 8.4, Page 55. Change the TYP value of ICC6 from 20 to 15 in Table 8.4, Page 55. Change the TYP value of ICC6 from 20 to 15 in Table 8.4, Page 55. Change the MAX value of ICC6 from 25 to 15 in Table 8.4, Page 55. Change the MAX value of ICC6 from 25 to 20 in Table 8.4, Page 55. Change the MAX value of ICC6 from 25 to 20 in Table 8.4, Page 55. Change the MAX value of IEE2 from 1000 to 2000 in Table 8.6, Page 56. Change the MAX value of tBE2 from 3 to 2.5 in Table 8.6, Page 56. Remove SRP1. Update SFDP. Remove Preliminary 	2019/12/12
2.5	1. Change DRV0 default state from 1 to 0 in Table 6.3, Page23.	2020/05/13





Important Notice

XMC products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Furthermore, *XMC* products are not intended for applications wherein failure of *XMC* products could result or lead to a situation where in personal injury, death or severe property or environmental damage could occur. *XMC* customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify *XMC* for any damages resulting from such improper use or sales.

Information in this document is provided solely in connection with XMC products. XMC reserves the right to make changes, corrections, modifications or improvements to this document and the products and services described herein at any time, without notice.

Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.